

SHARE Orlando 2015

Tuesday, 11th August

Ian Burnett IBM CICS TS for z/OS Performance Lead ian.burnett@uk.ibm.com @IanBurnett

Legal Disclaimer



- The information contained in this publication is provided for informational purposes only. While efforts were
 made to verify the completeness and accuracy of the information contained in this publication, it is provided
 AS IS without warranty of any kind, express or implied. In addition, this information is based on IBM's current
 product plans and strategy, which are subject to change by IBM without notice. IBM shall not be responsible
 for any damages arising out of the use of, or otherwise related to, this publication or any other materials.
 Nothing contained in this publication is intended to, nor shall have the effect of, creating any warranties or
 representations from IBM or its suppliers or licensors, or altering the terms and conditions of the applicable
 license agreement governing the use of IBM software.
 Perferences in this presentation to IBM sortware.
- References in this presentation to IBM products, programs, or services do not imply that they will be available in all countries in which IBM operates. Product release dates and/or capabilities referenced in this presentation may change at any time at IBM's sole discretion based on market opportunities or other factors; and are not intended to be a commitment to future product or feature availability in any way. Nothing contained in these materials is intended to, nor shall have the effect of, stating or implying that any activities undertaken by you will result in any specific sales, revenue growth or other results.
- Performance is based on measurements and projections using standard IBM benchmarks in a controlled environment. The actual throughput or performance that any user will experience will vary depending upon many factors, including considerations such as the amount of multiprogramming in the user's job stream, the I/O configuration, the storage configuration, and the workload processed. Therefore, no assurance can be given that an individual user will achieve results similar to those stated here.
- IBM, the IBM logo, and WebSphere are trademarks of International Business Machines Corporation in the United States, other countries, or both.
- Java and all Java-based trademarks are trademarks of Sun Microsystems, Inc. in the United States, other countries, or both.

Complete your session evaluations online at www.5HARE.org/Orlando-Eval











Complete your session evaluations online at www.5HARE.org/Orlando-Eval

Hardware

· Software

- z/OS 2.1





This section covers some of the workloads which are executed during the development phase to ensure that upgrading to a release does not incur a performance overhead.



in Orlando 2015

DSW (Static Routing)

- COBOL/VSAM
- · All transactions routed from 2 TORs to 2 AORs
- All FILE requests are Function Shipped to 1 FOR
- · 50% of transactions issue FC requests
- All FC requests are VSAM LSR
 - Average of 6 requests per transaction (all transactions)
 - 69% Read, 10% Read for Update, 9% Update, 11% Add, 1% Delete
- · 16 CPs 5 CICS regions







DSW (Static Routing)

ETR	CICS %	ms/tran	
2563.06	57.03%	0.223	
3011.97	66.75%	0.222	
3613.27	79.61%	0.220	
4515.94	98.11%	0.217	
6029.03	128.57%	0.213	
ETR	CICS %	ms/tran	
2562.81	57.00%	0.222	
3011.61	66.74%	0.222	
A State of the sta	2004 CONTRACTOR 00000		
3613.01	79.61%	0.220	
3613.01 4515.30	79.61% 98.47%	0.220	
3613.01 4515.30 6028.32	79.61% 98.47% 129.29%	0.220 0.218 0.214	

CICS TS V5.1 Average CPU / tran = 0.219ms

CICS TS V5.2 Average CPU / tran = 0.219ms

< 1% difference



Complete your session evaluations online at www.SHARE.org/Orlando-Eval





DSW (CPSM Dynamic Routing)



ETR	CICS %	ms/tran		
3006.60	158.00%	0.526		
6118.61	308.48%	0.504		
8830.54	440.00%	0.498		
11962.02	599.67%	0.501		
16238.38	815.93%	0.502		
ETR	CICS %	ms/tran		
3005.68	159.81%	0.532		
6111.82	311.00%	0.509		
8827.54	441.50%	0.500		
8827.54 11963.57	441.50% 596.41%	0.500		

CICS TS V5.1 Average CPU / tran = 0.506ms

CICS TS V5.2 Average CPU / tran = 0.508ms

< 1% difference



Complete your session evaluations online at www.SHARE.org/Orlando-Eval





ETR	CICS %	ms/tran	
250.08	60.71%	2.428	
332.92	80.40%	2.415	CICS TS V5.1
453.24	113.15%	2.496	Average CPU / tran = 2.480ms
585.73	147.30%	2.515	
709.60	180.50%	2.544	
ETR	CICS %	ms/tran	
250.20	60.37%	2.413	CICS TS V5.2
332.92	79.88%	2.399	Average CPU / tran = 2.453ms
453.54	110.97%	2.447	
586.15	145.72%	2.486	Approx 1% improvement
710.25	178.82%	2.518	

The tables show RMF data extracted from 5 different transactions rates for both CICS TS V5.1 and CICS TS V5.2.



ETR	CICS %	ms/tran	
333.14	53.86%	1.617	
498.78	80.12%	1.606	CICS TS V5.1
711.30	114.03%	1.603	Average CPU / tran = 1.601m
990.59	157.05%	1.585	
1227.39	195.89%	1.596	
ETR	CICS %	ms/tran	
333.79	53.63%	1.607	CICS TS V5.2
499,18	79.72%	1.597	Average CPU / tran = 1.599m
711.84	114.13%	1.603	
991.11	157.43%	1.588	< 1% difference
1228.72	196.47%	1.599	

The tables show RMF data extracted from 5 different transactions rates for both CICS TS V5.1 and CICS TS V5.2.



Overview of the JDBC+JCICS servlet

The VSAM file contains a copy data held in the DB2 sample database used by the JDBC servlet.



Representation of CICS/Liberty configuration.

Liberty runs within a JVM server within a CICS region.

Simulated browser requests are made to Liberty listener port specified in the JVM profile parameter -Dcom.ibm.cics.jvmserver.wlp.server.http.port=nnnnn The servlet runs on a T8 TCB within CICS and is capable of JCICS and SQL calls.



Both using DB2 V10 Single JVMserver with maximum 100 threads

Java environments: Both use Java7-64bit SR7 Both used fixed generational heaps -Xgcpolicy:gencon -Xnompressedheap -XXnosuballoc32bitmem -Xmx200M -Xms200M -Xmnx60M -Xmos140M -Xmos140M

Data collected from RMF report Workload driven by WSIM. 20 minutes warmup period Injection rate increased every 10 minutes. Mean CPU usage per request reported for last 5 minutes of 10 minute interval.





Internal performance improvements are made in many areas of the CICS TS V5.3 open beta offering to help reduce CPU overhead. These include the exploitation of a number of the new hardware instructions introduced with the IBM z9, cache alignment of some key CICS control blocks, the use of prefetch, reduced lock contention within monitoring algorithms, improvements to the MRO session management algorithms, and further tuning of internal procedures.

Improvements in efficiency have noticeable improvements in the CICS trace facility, the CICS monitoring facility, and for MRO connections with high session counts.





Stack storage for Syncpoint, Transient Data and Journal Control moved to 31bit from 24-bit

Modules for Journal Control and Transient data move to 31-bit from 24-bit

Extrapartition Transient data buffers and control blocks moves to 31-bit from 24-bit

All CICS transactions now have TASKDATALOC(ANY) as default





Console queue processing

CICS now uses 64-bit storage for the console queue processing trace table and the console queue transaction entry table. These tables were previously in 31-bit storage taken from the ECDSA.

Storage allocation control blocks

CICS now uses 64-bit storage for the storage element descriptor (SCE) and free storage descriptor (SCF) control blocks, which control storage allocation. Use of 24-bit and 31-bit storage is reduced, especially in systems with a lot of storage allocation activity, for example, systems with subpools that keep an element chain and that have many small records.

Loader control blocks

CICS now uses 64-bit storage for the Active Program Element (APE), Current Program Element (CPE), and CSECT descriptor control blocks in the loader domain. These control blocks were previously in 31-bit storage, and could occupy a significant amount of storage. To provide access to the 64-bit storage, the size of the tokens used on the PROGRAM_TOKEN and NEW_PROGRAM_TOKEN options on the XPI calls ACQUIRE_PROGRAM, DEFINE_PROGRAM, and RELEASE_PROGRAM has increased from 4 bytes to 8 bytes. You must change and recompile global user exit programs that use these options. Exit programs that do not use the PROGRAM_TOKEN or NEW_PROGRAM_TOKEN option are not affected.















CICS TS V4.1 TCB Switching



QUASIRENT					
	cics	QR	$QR \to L8 \to QR$	no change	no change
THREADSAFE		QR	L8	no change	QR
THREADSAFE	OPEN	L8	no change	no change	$L8 \rightarrow QR \rightarrow L8$
THREADSAFE	100000	LS	no change	no change	L8 QR L8
	OPEN				
THREADSAFE	OPEN	L9	$L9 \rightarrow L8 \rightarrow L9$	no change	$\text{L9} \rightarrow \text{QR} \rightarrow \text{L9}$
	THREADSAFE THREADSAFE THREADSAFE THREADSAFE	THREADSAFE OPEN THREADSAFE THREADSAFE THREADSAFE THREADSAFE OPEN	THREADSAFE OPEN L8 THREADSAFE OPEN THREADSAFE OPEN THREADSAFE OPEN L9	THREADSAFE OPEN L8 no change THREADSAFE OPEN L8 no change THREADSAFE OPEN L8 no change THREADSAFE OPEN L9 L9 - L8 - L9	THREADSAFE OPEN L8 no change no change THREADSAFE OPEN L9 L9 → L8 → L9 no change

CICS TS V4.2+ TCB Switching



STGPROT	Exec key	CONCURRENCY	API	Initial TCB	DB2 or MQ command	Threadsafe command	Non-threadsafe command
Yes/No (any)	QUASIRENT	cics	QR	$QR \to L8 \to QR$	no change	no change	
	THREADSAFE		QR	L8	no change	QR	
	REQUIRED		L8	no change	no change	$L8 \rightarrow QR \rightarrow L8$	
No (any)	THREADSAFE	OPEN	L.8	no change	no change	$\text{L8} \rightarrow \text{QR} \rightarrow \text{L8}$	
	REQUIRED		LB	no change	no change	$\text{L8} \rightarrow \text{QR} \rightarrow \text{L8}$	
100 0000	THREADSAFE	ODEN	L8	no change	no change	$\text{L8} \rightarrow \text{QR} \rightarrow \text{L8}$	
res	cica	REQUIRED	OPEN	L8	no change	no change	$\text{L8} \rightarrow \text{QR} \rightarrow \text{L8}$
Yes USER	THREADSAFE	OPEN	L9	$L9 \to L8 \to L9$	no change	$L9 \rightarrow QR \rightarrow L9$	
	REQUIRED		L9	$L9 \rightarrow L8 \rightarrow L9$	no change	$\text{L9} \rightarrow \text{QR} \rightarrow \text{L9}$	


Chart shows an application which alternately executes DB2 SQL calls and then WRITEQ TD commands.

Tł	nreadsafe	Transi	ent Da	ta		
Tran 7001	Avg #Tasks Response Time 5938 .011942	Avg User CPU QR Time .006967 .00	Avg Avg CPU KYS CPU Time Time 4597 .00237(Avg BSCHMDLY TD T Count (302	Avg Avg Total RMI 082 Count Time 150 .001626	V4.1 QR = 4.60ms L8 = 2.37ms 302 TCB switches
Tran 7001	Avg #Tasks Response Time 5992 .011393	Avg User CPU QR Time .006875 .00	Avg Avg CPU KY8 CPU Time Time 0212 .006663	Avg OSCHHDLY TD T Count (306	Avg Avg Total RMI DR2 Count: Time 150 .001420	V4.2 QR = 0.21ms L8 = 6.66ms 306 TCB switches
Tran TOQ1 Complet	Avg #Tasks Response Time 6000 .006805 to your session evoluations o	Avg User CPU QR Time .006195 .00	Avg Avg CPU KY8 CPU Time Time 0026 .006169 E.org/Orlando-Eval	Avg OSCHMOLY TO T Count (8	Avg Avg Total RMT 082 Count Time 150 .001147	V5.1 QR = 0.03ms L8 = 6.17ms 8 TCB switches HARE Orlando 2015

Chart shows a extracts from CICS Performance Analyzer reports for each of the various CICS TS levels.

V4.1 shows a significant number of TCB switches, with a large fraction of CPU consumed on the QR TCB.

V4.2 introduced CONCURRENCY(REQUIRED), which does not reduce the TCB switches, but reduces significantly the amount of CPU time the application spends executing on the QR TCB.

V5.1 introduces threadsafe transient data, which removes the need to switch the the QR TCB for the WRITEQ TD command.



Note that the V4.1 line hits a limit around the 210 transactions per second mark. This is because (as shown on the previous slide), each transaction costs around 4.60ms of CPU time on the QR TCB. Therefore, the maximum throughput for this transaction will be 1000 ms / 4.60 ms/tran = 217 transactions per second.

The V4.2 and V5.1 lines do not see this limit as there is significantly less CPU time spent on the QR TCB.

The V5.1 line is slightly lower than the V4.2 line due to the reduction in CPU cost of the incurred TCB switches.







With CICS TS V4.2, the RO TCB quickly reaches capacity, while V5.1 shows loading on an open TCB, which scales significantly better.





IPIC Function-Shipping

V4.2 – Mirror task uses Open TCB

- V5.1 Originating task uses Open TCB
- · Function-ship performance
 - Response times comparable to XCF
 - Response times better than LU6.2
 - Better throughput achievable than LU6.2



Complete your session evaluations online at www.SHARE.org/Orlando-Eval





Benchmark used a modified version of the CICS-supplied JDBC sample application CICSDB2DynamicSQLExample.

Application reads 43 rows from DB2 table and writes results to CICS terminal to give a mix of JDBC and JCICS calls.

Both measurements use DB2 V10.

Both configurations scale well, while CICS V5.1 gets a small benefit from reduced TCB switching.

Overall tran Task switch	e JDBC ap isaction Cl es reduce	Plication PU reduc d	as previo	us silde	
CICS release	Avg User CPU time (ms)	Avg QR CPU time (ms)	Avg T8 CPU time (ms)	Avg L8 CPU time (ms)	Avg TCB switch count
V4.2	4.374	0.310	2.907	1.157	300
V5.1	4.230	0.322	3.844	0.064	202
	Task switch JDBC calls CICS release V4.2 V5.1	Task switches reduce JDBC calls shifted fro CICS release Avg User CPU time (ms) V4.2 4.374 V5.1 4.230	Avg User Avg QR CICS release Avg User V4.2 4.374 V5.1 4.230	Task switches reducedJDBC calls shifted from L8 to T8 TCBsCICS releaseAvg User CPU time (ms)Avg QR CPU time (ms)Avg T8 CPU time (ms)V4.24.3740.3102.907V5.14.2300.3223.844	Task switches reducedJDBC calls shifted from L8 to T8 TCBsCICS releaseAvg User CPU time (ms)Avg QR CPU time (ms)Avg T8 CPU time (ms)Avg L8 CPU time (ms)V4.24.3740.3102.9071.157V5.14.2300.3223.8440.064

Modified CICSDB2DynamicSQLExample to write results to CICS terminal rather than HFS file.

Small amount of L8 time used for SYNCPOINT at transaction completion.













CICS V5.1 GA included Liberty 8.5.0.0.

Tests were run at V5.2 GA time. Several APARs to update the level of Liberty on both V5.1 and V5.2 since these measurements were run.



z196 configuration: an LPAR on a 2817-779 machine with 4 dedicated CPs considered to be equivalent to a 2817-704. Running z/OS V1R13 zEC12 configuration: an LPAR on a 2827-778 machine with 4 dedicated CPs considered to be equivalent to a 2827-704. Running z/OS V1R13 CICS V5.1 used Java 7 SR3 CICS V4.2 used Java 6.0.1 SR3 Data collected from RMF report zEC12 expoitation enabled with: -Xaggressive and -Xjit:noResumableTrapHandler Simple Java workload shows 24% improvement on zEC12 and 25% with -Xaggressive option, in line with LSPR expectations https://www.ibm.com/servers/resourcelink/lib03060.nsf/pages/lsprITRzOSv1r13 Using complex Java workload -Axis2 webservice Equivalent throughput using CICS V5.1 on z196 compared to CICS V4.2 30% improvement in throughput using CICS V5.1 on zEC12 compared to CICS V4.2 on z196

39% improvement in throughput using CICS V5.1 with Java 7 zEC12 exploitation compared to CICS V4.2 on z196

© 2015 IBM Corporation





A thorough review of the trace points took place and many were changed to only be emitted with L2 trace enabled.

The result is that enabling trace in a region running Java costs approximately the same as would enabling trace for an equivalent application in a non-Java environment.



Chart shows that enabling default trace in V5.1 adds a large overhead to the region.

Enabling the same level of trace in V5.2 significantly reduces this overhead.



Application performs 120 JCICS FILE READ operations.

Chart shows that enabling default trace in V5.1 adds a large overhead to the region.

Enabling the same level of trace in V5.2 significantly reduces this overhead.





IBM's statements regarding its plans, directions, and intent are subject to change or withdrawal without notice at IBM's sole discretion. Information regarding potential future products is intended to outline our general product direction and it should not be relied on in making a purchasing decision. The information mentioned regarding potential future products is not a commitment, promise, or legal obligation to deliver any material, code, or functionality. Information about potential future products may not be incorporated into any contract. The development, release, and timing of any future features or functionality described for our products remains at our sole discretion.





Monitoring Data Enhancements

- · Transaction wait times
 - Intra/extra-partition TD queue lock waits (TDILWTT / TDELWTT)
 - Exclusive control of VSAM CI wait time (FCXCWTT)
 - VSAM string wait time (FCVSWTT)
 - IPIC session allocate wait time (ISALWTT)
 - RO and SO TCB delay (ROMODDLY / SOMODDLY)
 - MRO / LU6.1 / LU6.2 session allocate wait time (TCALWTT)
- · Transaction performance related to region load
 - Current active task count and MXT setting (CURTASKS / MAXTASKS)
- Inbound SSL cipher code (SOCIPHER)

Complete your session evaluations online at www.SHARE.org/Orlando-Eval





The new CPUTONCP and OFFLCPUT fields in the DFHTASK performance class group for a transaction can be used to calculate the processor time that a task spends on a zIIP or zAAP specialty processor, and also show you the processor time that the task could have spent on a specialty processor.

Field 436, CPUTONCP, shows the total task processor time spent on a standard processor. To calculate the task processor time spent on a specialty processor, subtract the time recorded in this field from the time recorded in field 008, USRCPUT. Field 437, OFFLCPUT, shows the total task processor time that was eligible for offload to a specialty processor, but actually ran on a standard processor. To calculate the total task processor time that was not eligible for offload, subtract the time recorded in this field from the time recorded in field 436, CPUTONCP.

To calculate the total task processor time that was either actually spent on a specialty processor, or eligible to be spent on a specialty processor, use the following equation: (OFFLCPUT + (USRCPUT - CPUTONCP))

Note: The times shown in the CPUTONCP and OFFLCPUT fields are only available when running on a system that supports the Extract CPU Time instruction service that is available on IBM System z9[®] or later hardware. For z/OS, Version 1 Release 13, the PTF for APAR OA38409 must also be applied.









Dispatcher Global Report



Advess Grass ONI Dime		3	00.00.00 000505
Address space CPU Time	×.	1	00:00:29.002500
Address Space SRB Time		5	00:00:16.516442
Current number of dispatcher tasks		:	30
Peak number of dispatcher tasks	+	1	75
Current ICV time (msec)	ः	:	1000
Current ICVR time (msec)	- 20	:	5000
Current ICVTSD time (msec)		:	100
Current PRTYAGE time (msec)		:	1000
Current MRO (QR) Batching (MROBTCH) value		1	1
Last Excess TCB Scan	22	:	05/16/2014 05:28:10.1478
Number of Excess TCB Scans	- 20	:	1
Last Excess TCB Scan - No TCB Detached		1	05/15/2014 05:28:10.1478
Excess TCB Scans - No TCB Detached		:	1
Number of Excess TCBs Detached		:	0
Average Excess TCBs Detached per Scan	:	1	0
Number of CICS TCB MODEs	с÷.	:	18
Number of CICS TCB POOLs		:	4
			SHARE
your session evaluations online at www.SHARE.org/Orlando-Eval			in Orlando 2015



TCB Mode	Open	TCB Pool	< TCBs Atta Current	ched > Peak	<- TCBs 1 Current	n Use -> Peak	TCB Attaches	<- Dispat	chable Qu Peak	eus -3 Average
QR	No	N/A	1	1	1	1	D	1	27	1.12
RO	No	N/A	1	1	1	1	0	1	1	1.00
CO	Unk	N/A	0	0	0	0	0	D	0	0.00
SZ	Unk	N/A	0	0	0	0	0	0	0	0.00
RP	Unk	N/A	0	0	0	0	0	D	Ð	0.00
FO	No.	N/A	1	1	1	1	0	0	0	0.00
SL	No	N/A	1	1	1	1	0	D	0	0,80
80	No	N/A	1	1	1	1	0	0	0	0.00
SP	No	N/A	1	1	1	1	0	0	0	0.00
EP	No	N/A	2	2	2	2	D			
TP	Unk	N/A	0	0	0	0	D			
D2	Unk	N/A	0	0	0	0	D			
SB	Unk	N/A	0	0	0	0	0			
LB	Yes	Open	1	1	0	1	D			
1.9	Unk	N/A	0	0	0	0	0			
XB	Unk	N/A	0	0	0	0	D			
X9	Unk	N/A	0	0	0	0	0			
TB	Unk	N/A	0	0	0	0	0			
(otal	g		9		្ទ		0			



Dispatcher TCB Pool Report



TCB Pool	OI	PEN			
Current TCBs attached	in this TCB Pool :	170	10.00		
Peak TCBs attached in	this TCB Pool :	170	2.27		
Max TCB Pool limit (M	AXOPENTCBS)	170	2.1		
Time Max TCB Pool Lim	it last reached	782	1.1		
Total Requests delave	d by Max TCB Pool Limit.	919			
Total Max TCB Pool Li	mit delay time	105	2013		
Current Remests dela	ued by May TCB Pool Limit	0	0.00		
Current Max TCB Pool	Limit dolay time	0.00	110		
Boak Romosts dolayed	by Max TVB Rool Limit	67			
Feak Kequests Gerayed	by Max 100 FOOI Limit	01	11.1		
			111		
					22
1.0.0	Current TCBs in use in this TCB Pool	2.112	t = t		
	Peak TCBs in use in this TCB Pool	1.14	1.1	1	170
	Times at Max TCB Pool Limit (MAXOPENTCB:	5) .	1 1	4	198
	Total Number of TCB Mismatch waits				5092
	Total TCB Mismatch wait time			:	00:13:26.4493
	Current TCB Mismatch waits	202	244		0
	Current TCB Mismatch wait time	12.12	1988		00:00:00.0000
	Peak TCB Mismatch waits			1	78
	Requests Delayed by MVS storage constra-	int.	161		0
0.000	Total MVS storage constraint delay time	200	1939		00.00.00.000
	total file procede constraint deral cine	-	1	1	
		SI	H		RFO
Complete your session evaluations of	aline at www.5HARE.org/Orlando-Eval	inO	rlan	do	2015
		mo	rudin	00	71






Monitoring Statistics Report		SHAR
User transactions ended 905698		
System transactions ended 11		
Time last user transaction attached . : 05/16/2014	05:28:43.5198	(Φ,Φ,Φ)
Time last user transaction ended : 05/16/2014	05:28:43.5215	0.5.5.72
Average user transaction resp time :	00:00:00.001168	
Peak user transaction resp time :	00:00:00.104882	
MXT at last user tra Current tasks at las	nsaction attach . R attach	: 650 : 8
rolling_avg_resp_time:		
(curr_avg_user_resp_time x num_completion	ns) + this_resp_tir	ne
num_completions + 1		
omplete your session evaluations online at www.SHARE.org/Orlando-Eval	SHA in Orlando	RE 0 2015 0









CICS IA V5.2 can scan load modules to identify CICS commands which are non-threadsafe.

Collector can also understand EXEC CPSM commands, along with being able to differentiate between MRO and IPIC connections.

Following charts cover the optimise the collector item.





TS_QUEUES=Y TD_QUEUES=Y JOURNALS=Y DTP=Y COUNTERS=Y FEPI=Y WEB_SERVICES=Y EXITS=Y OTHERS=Y EVENT_PROC=Y ATOM_SERVICES=Y XML_TRANSFORM=Y WSA_ADDRESSING=Y CICS SPI OPTIONS: PROGRAMS=Y FILES=Y TRANSACTIONS=Y TEMP_STORAGE=Y TRANSIENT_DATA=Y DB2+Y DJAR=Y BR_FACILITY=Y CORBASERVER=Y TCPIP_SERVICE=Y FEPI=Y JOURNALS=Y LIBRARY=Y CONNECTIONS=Y BTS_PROC=Y BUNDLES=Y ATOM_SERVICES=Y CSD=Y XML_TRANSFORM=Y MQ_CONN=Y JVM_SERVICES=Y TERMINALS=Y CICS_SYSTEM=Y TASKS=Y DUMPS=Y VTAM_CONN=Y STATISTICS=Y TRACING=Y SWIDTOWN=Y DB2/IMS/MQ/CPSM OPTIONS: DB2=N INQUIRE_DB2=Y MQ=N IMS=N CPSM=N NATURAL OPTIONS: PROGRAM_CALLS=N ADABAS_CALLS=N AFFINITY OPTIONS. INTER-TRANSACTION: ENQ/DEQ=Y TS_QUEUE=Y ADDRESS_CWA=Y RETRIEVE_WAIT=Y LOAD=Y GETMAIN_SHARED=Y CANCEL=Y TRANSACTION_SYSTEM:

INQUIRE/SET=Y ENABLE/DISABLE=Y EXTRACT=Y COLLECT_STATS=Y PERFORM=Y RESYNC=Y WAIT=Y DISCARD=Y CREATE=Y CSD=Y



Test Measurements

- · Use RMF to measure overall CPU and transaction rate
- · 5 minute measurement interval
- · Vary CICS IA collection frequency
- · CICS IA enabled for all five regions



Complete your session evaluations online at www.SHARE.org/Ortando-Eval



Left column shows the cost of the workload with IA completely disabled.

Every other column shows where the collection frequency has been set to every 1 in n tasks. Increasing the frequency of the collection (i.e. towards the right of the chart), increases the associated overhead.

Collect every n tasks	Base workload (CPU ms)	CICS IA overhead (CPU ms)	Saving in CPU
IA Off	0.225	0.000	
1	0.225	0.110	
5	0.225	0.048	56%
10	0.225	0.038	65%
50	0.225	0.030	73%
500	0.225	0.026	76%
9999	0.225	0.027	76%

"% Saving in CPU" is calculated when comparing with CICS IA collecting data for every task (i.e. second row).







The EXEC CICS LINK between the CICS DPL bridge task and the receiving application passes a COMMAREA, which is limited to 32kB.

To use this functionality, change the CKBP transaction to the new CKBC transaction and code your applications to accept data on the DFHMQBR_CHANNEL channel, using the DFHREQUEST and DFHRESPONSE containers.

Transactions

•CKBR

- CICS Bridge Monitor transaction long running task
- •CKBP (for Commareas) or CKBC (for Containers)
- CICS DPL Bridge task

MQ calls issued

•CKBR – MQGET BROWSE WAIT

- •CKBP/CKBC MQOPEN and MQGETs
- 1 MQGET per inbound message within the UOW
- •CKBP/CKBC MQOPEN and MQPUTs (when reply-to-queue specified)
- 1 MQPUT per outbound message sent within the UOW
- MQPUT1 used when only 1 outbound message per UOW





CICS MQ DPL Bridge

- · Performance environment
 - TPNS used to drive clients
 - clients run in separate LPAR from CICS server app
 - MQ DPL request and data sent:
 - from an MQ subsystem on the client LPAR
 - · to an MQ subsystem on the CICS server app LPAR
 - using TCP/IP
 - data returned to client of same size as data sent
 - CPU usage on CICS Server LPAR is measured



Complete your session evaluations online at www.SHARE.org/Orlando-Eval





Chart shows CPU costs for the CICS region only.



Complete your session evaluations online at www.5HARE.org/Orlando-Eval

CICS MQ DPL Bridge

· CICS CPU

TCP/IP CPU

· Total CPU costs





Chart shows total CPU cost for all relevant address spaces on the LPAR.

















During testing, we found that using a TRANCLASS to throttle work through the JVM was more efficient than the JVMSERVER THREADLIMIT attribute.







A sample of the JCL used to produce the *.wsbind files for the JSON pipeline parsing application.





JSON formatting has been added for clarity. The on-the-wire format removed all unnecessary whitespace as would be found in a typical production environment.



JSON formatting has been added for clarity.



SHARE on orlando 2015

· Change OCCURS clause for varying response size

 05
 RECV-SIZE
 PIC
 9(8)
 COMP-4.

 05
 SEND-SIZE
 PIC
 9(8)
 COMP-4.

 05
 TASKID
 PIC
 9(8)
 COMP-4.

 05
 TRANID
 PIC
 X(4).

 05
 FILLER
 PIC
 X(16).

 05
 USER-DATA
 PIC
 X(32)
 OCCURS
 31
 TIMES.

Complete your session evaluations online at www.SHARE.org/Orlando-Eval

Response Detail – COBOL



Data is calculated from RMF data which encapsulates the whole of the CICS address space.

The IEAOPTxx parmlib member option PROJECTCPU and and IEASYSxx parmlib member option ZAAPZIIP were both configured to YES to enable recording of offload-eligible CPU time, and zAAP-on-zIIP execution respectively.

zIIP figures represent the IIPCP field in the RMF report, while GCP figures represent the CP fields minus the IIPCP field.

Note that the amount of non-zIIP eligible CPU cost remains approximately constant, regardless of the response size. The serialisation of the JSON response occurs in the CICS Java implementation, which is where the variation in CPU cost originates.


The IEAOPTxx parmlib member option PROJECTCPU and and IEASYSxx parmlib member option ZAAPZIIP were both configured to YES to enable recording of offload-eligible CPU time, and zAAP-on-zIIP execution respectively.

zIIP figures represent the IIPCP field in the RMF report, while GCP figures represent the CP fields minus the IIPCP field.

Response size (bytes)	GCP (ms)	zIIP (ms)	GCP (% of 1 CP)	zIIP (% of 1 CP)
32	0.529	0.084	15.35%	2.44%
1k	0.627	0.245	18.18%	7.11%
4k	0.619	0.907	17.95%	26.30%
16k	0.643	3.988	18.64%	115.66%

The IEAOPTxx parmlib member option PROJECTCPU and and IEASYSxx parmlib member option ZAAPZIIP were both configured to YES to enable recording of offload-eligible CPU time, and zAAP-on-zIIP execution respectively.

zIIP figures represent the IIPCP field in the RMF report, while GCP figures represent the CP fields minus the IIPCP field.



The IEAOPTxx parmlib member option PROJECTCPU and and IEASYSxx parmlib member option ZAAPZIIP were both configured to YES to enable recording of offload-eligible CPU time, and zAAP-on-zIIP execution respectively.

zIIP figures represent the IIPCP field in the RMF report, while GCP figures represent the CP fields minus the IIPCP field.

Requests/sec	GCP (% of 1 CP)	zllP (% of 1 CP)
334.36	19.69%	6.55%
499.66	29.52%	9.13%
999.77	59.48%	17.56%
1995.16	118.68%	34.62%
3315.31	196.36%	70.20%

The IEAOPTxx parmlib member option PROJECTCPU and and IEASYSxx parmlib member option ZAAPZIIP were both configured to YES to enable recording of offload-eligible CPU time, and zAAP-on-zIIP execution respectively.

zIIP figures represent the IIPCP field in the RMF report, while GCP figures represent the CP fields minus the IIPCP field.





Note that overall storage usage has been reduced.

Reduction has been achieved from the 31-bit storage areas.







For each HTTP request into CICS, whether as a web, a web service, or a JSON request, there are two tasks associated with the request. This results in two SMF records being emitted from CICS if MN=ON and MNPER=ON.

With the removal of the CWXN transaction, less CPU and storage is required to process the request, and there will only be one resultant SMF record emitted from the CICS region.

Application-Transparent Transport Layer Security (AT-TLS) is a feature of IBM Communications Server, where TLS encryption is handled by the TCPIP address space, rather than the receiving address space.

CICS TS V5.3 open beta permits TCPIPSERVICE resources to be configured as AT-TLS aware, enabling CICS to obtain security information from the network stack.





With CICS TS V5.1, the MXT value can now be set to 2000, rather than 999.



Real storage usage covers all CICS regions in the consolidation configuration.



CPU savings can be achieved by consolidating CICS regions.

For both workloads, the same transaction rate was achieved using fewer Application Owning Regions (AORs).

ETR	CICS %	LPAR %	ms/tran	Real frames	
4983.60	253.74%	19.95%	0.640	736,961	
6385.12	325.48%	25.35%	0.635	737,319	20 4 0 5
10135.28	510.46%	39.24%	0.619	738,387	30 AUR
13969.74	704.09%	53.80%	0.616	739,682	
15898.14	821.69%	62.53%	0.629	740,917	
ETR	CICS %	LPAR %	ms/tran	Real frames	
4969.95	232.11%	18.09%	0.582	342,299	
6390.11	293.22%	22.69%	0.568	342,460	10 4 0 8
10137.49	456.27%	34.93%	0.551	342,893	TU AOR
13969.68	620.51%	47.22%	0.540	343,470	
15867.72	725.80%	55.26%	0.557	348.775	DEG

Hardware Instrumentation Services data was collected for the final measurement interval.

ETR is External Throughput Rate (transaction rate).

CICS % refers to the CP field on an RMF report class report.

LPAR % refers to the RMF workload activity report.

	30 AORs	10 AORs	Delta
Execution Samples	2487298	2201099	-11%
Instruction First Cycle (IFC)	379000	371470	-2%
Micro Seconds per transaction	628.34	556.43	-11%
Cycles per instruction	6.53	5.90	-10%
MIPS per CP	797	882	+10%
Data cache misses (samples)	744894	608550	-18%
Instruction cache miss includes TLB miss	90483	66626	-26%
% Cycles used by TLB misses	6.82	5.94	-13%
Relative Nest Intensity (RNI)	0.48	0.34	

CPU savings are achieved because there are significantly fewer CPU cycles spent waiting for data-cache and TLB misses.

	Real frames	ms/tran	LPAR %	CICS %	ETR
	862,739	1.145	37.47%	94.85%	828.31
00.405	873,593	1.151	44.94%	114.24%	992.14
30 AOR	880,690	1.126	54.45%	139.43%	1237.67
	897,041	1.133	71.92%	185.24%	1633.98
	959,291	1.239	89.69%	233.38%	1883.25
	Real frames	ms/tran	LPAR %	CICS %	ETR
	381,422	1.044	34.26%	86.42%	827.72
10.005	389,384	1.057	41.20%	104.35%	986.51
10 AOR	394,495	1.052	50.90%	129.67%	1231.89
	399,247	1.024	65.07%	166.94%	1629.05
	464,827	1.095	81.54%	209.88%	1916.36

Hardware Instrumentation Services data was collected for the final measurement interval.

ETR is External Throughput Rate (transaction rate).

CICS % refers to the CP field on an RMF report class report.

LPAR % refers to the RMF workload activity report.

	30 AORs	10 AORS	Delta
Execution Samples	3517830	3188565	-9%
Instruction First Cycle (IFC)	589236	590667	+2%
Micro Seconds per transaction	1240	1095	-11%
Cycles per instruction	5.97	5.39	-10%
MIPS per CP	898	1003	+11%
Data cache misses (samples)	1145876	932896	-18%
Instruction cache miss includes TLB miss	149468	115015	-23%
% Cycles used by TLB misses	9.95	9.23	-7%
Relative Nest Intensity (RNI)	0.75	0.51	

CPU savings are achieved because there are significantly fewer CPU cycles spent waiting for data-cache and TLB misses.





https://ibm.biz/BdFHFr



See Hardware Instrumentation Services documentation for the production of SMF 113 records.

The use of SMF 113 records is now recommended by IBM when considering hardware upgrades.



 2827 = I PCI = P MSU = S Low, Ave 	BM zEnt rocessor Software erage, H	terprise E Capacity pricing m igh = Rela	C12 Index etric – no ative ITR	ot capac for RNI	ity category	
Processor	# CP	PCI	MSU	Low	Average	High
2827-703	3	4,151	511	7.87	7.42	6.75
2827-707	7	8,954	1.092	17.50	15.99	14.30

Table is an extract of the LSPR found here:

https://www.ibm.com/servers/resourcelink/lib03060.nsf/pages/lsprITRzOSv1r 13?OpenDocument









Session 17253

lan Burnett ian.burnett@uk.ibm.com



Complete your session evaluations online at www.SHARE.org/Orlando-Eval



