IBM zEnterprise® BC12 (zBC12) and EC12 (zEC12) Update

Session ID: 15806
Tuesday, August 5, 2014, 10:00 AM
Room 310 (Lawrence Convention Center)

Speaker: Harv Emery
System z Hardware,
Advanced Technical Sales

Permission is granted to SHARE to publish this presentation in the SHARE Proceedings. IBM retains its right to distribute copies of this presentation to whomever it chooses.
IBM zEnterprise EC12 and BC12 Update

Trademarks

The following are trademarks of the International Business Machines Corporation in the United States, other countries, or both.

Not all common law marks used by IBM are listed on this page. Failure of a mark to appear does not mean that IBM does not use the mark nor does it mean that the product is not actively marketed or is not significant within its relevant market.

Those trademarks followed by ® are registered trademarks of IBM in the United States; all others are trademarks or common law marks of IBM in the United States.

For a more complete list of IBM Trademarks, see www.ibm.com/legal/copytrade.shtml:

*BladeCenter®, CICS®, DataPower®, DB2®, e business(logo)®, ESCON, eServer, FICON®, IBM®, IBM (logo)®, IMS, MVS, OS/390®, POWER6®, POWER6+, POWER7®, Power Architecture®, PowerVM®, PureFlex, PureSystems, S/390®, ServerProven®, Sysplex Timer®, System p®, System p5, System x®, System z®, System z9®, System z10®, WebSphere®, X-Architecture®, z9®, z10, z/Architecture®, z/OS®, z/VM®, z/VSE®, zEnterprise®, zSeries®

The following are trademarks or registered trademarks of other companies.

Adobe, the Adobe logo, PostScript, and the PostScript logo are either registered trademarks or trademarks of Adobe Systems Incorporated in the United States, and/or other countries.

Cell Broadband Engine is a trademark of Sony Computer Entertainment, Inc. in the United States, other countries, or both and is used under license therefrom.

Java and all Java-based trademarks are trademarks of Sun Microsystems, Inc. in the United States, other countries, or both.

Microsoft, Windows, Windows NT, and the Windows logo are trademarks of Microsoft Corporation in the United States, other countries, or both.

Intel, Intel logo, Intel Inside, Intel Inside logo, Intel Centrino, Intel Centrino logo, Celeron, Intel Xeon, Intel SpeedStep, Itanium, and Pentium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

UNIX is a registered trademark of The Open Group in the United States and other countries.

Linux is a registered trademark of Linus Torvalds in the United States, other countries, or both.

ITIL is a registered trademark, and a registered community trademark of the Office of Government Commerce, and is registered in the U.S. Patent and Trademark Office.

IT Infrastructure Library is a registered trademark of the Central Computer and Telecommunications Agency, which is now part of the Office of Government Commerce.

* All other products may be trademarks or registered trademarks of their respective companies.

Notes:

Performance is in Internal Throughput Rate (ITR) ratio based on measurements and projections using standard IBM benchmarks in a controlled environment. The actual throughput that any user will experience will vary depending upon considerations such as the amount of multiprogramming in the user’s job stream, the I/O configuration, the storage configuration, and the workload processed.

Therefore, no assurance can be given that an individual user will achieve throughput improvements equivalent to the performance ratios stated here.

IBM hardware products are manufactured Sync new parts, or new and serviceable used parts. Regardless, our warranty terms apply.

All customer examples cited or described in this presentation are presented as illustrations of the manner in which some customers have used IBM products and the results they may have achieved. Actual environmental costs and performance characteristics will vary depending on individual customer configurations and conditions.

This publication was produced in the United States. IBM may not offer the products, services or features discussed in this document in other countries, and the information may be subject to change without notice. Consult your local IBM business contact for information on the product or services available in your area.

All statements regarding IBM’s future direction and intent are subject to change or withdrawal without notice, and represent goals and objectives only.

Information about non-IBM products is obtained Sync the manufacturers of those products or their published announcements. IBM has not tested those products and cannot confirm the performance, compatibility, or any other claims related to non-IBM products. Questions on the capabilities of non-IBM products should be addressed to the suppliers of those products.

Prices subject to change without notice. Contact your IBM representative or Business Partner for the most current pricing in your geography.
zBC12 and zEC12 GA2
July 23, 2013
Announcement Hardware Highlights
<table>
<thead>
<tr>
<th>IBM zEnterprise EC12 (2827)</th>
<th>IBM zEnterprise Blade Extension (2458)</th>
<th>IBM zEnterprise BC12 (2828)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Announced 08/12</strong></td>
<td><strong>First Announced 7/10</strong></td>
<td><strong>Announced 07/13</strong></td>
</tr>
<tr>
<td>- 5 models – H20, H43, H66, H89, and HA1</td>
<td>- Model 003 for zEC12 – 08/12</td>
<td>- 2 models – H06 and H13</td>
</tr>
<tr>
<td>- Up to 101 CPs</td>
<td>- zBX Racks (up to 4) with:</td>
<td>- Up to 6 CPs, up to 13 characterized PUs</td>
</tr>
<tr>
<td>- Granular Offerings for up to 20 CPs</td>
<td>- BladeCenter Chassis</td>
<td><strong>High levels of Granularity available</strong></td>
</tr>
<tr>
<td>- PU (Engine) Characterization</td>
<td>- N + 1 components</td>
<td>- 156 Capacity Settings</td>
</tr>
<tr>
<td>- CP, IFL, ICF, zAAP, zIIP, SAP, IFP</td>
<td>- Blades</td>
<td>- PU (Engine) Characterization</td>
</tr>
<tr>
<td>- On Demand Capabilities</td>
<td>- Top of Rack Switches</td>
<td>- CP, IFL, ICF, zAAP, zIIP, SAP, IFP</td>
</tr>
<tr>
<td>- CoD: CIU, CBU, On/Off CoD, CPE</td>
<td>- 8 Gb FC Switches</td>
<td>- On Demand Capabilities</td>
</tr>
<tr>
<td>- Memory – up to 3 TB for Server, 1 TB per LPAR</td>
<td>- Power Units</td>
<td>- CoD: CIU, CBU, On/Off CoD, CPE</td>
</tr>
<tr>
<td>- 32 GB Fixed HSA</td>
<td>- Advanced Management Modules</td>
<td>- Memory – up to 512 GB for Server</td>
</tr>
<tr>
<td>- Channels</td>
<td>- Up to 112 Blades</td>
<td>- 16 GB Fixed HSA</td>
</tr>
<tr>
<td>- PCIe bus</td>
<td>- POWER7 Blades</td>
<td>- Channels</td>
</tr>
<tr>
<td>- Four CSSs, up to 60 LPARs</td>
<td>- IBM System x Blades</td>
<td>- PCIe bus</td>
</tr>
<tr>
<td>- 3 Subchannel Sets per CSS</td>
<td>- IBM WebSphere DataPower Integration</td>
<td>- Two CSSs, up to 30 LPARs</td>
</tr>
<tr>
<td>- FICON Express8 and 8S</td>
<td>- Appliance XI50 for zEnterprise (M/T</td>
<td>- 2 Subchannel Sets per CSS</td>
</tr>
<tr>
<td>- zHPF</td>
<td>2462-4BX)</td>
<td>- FICON Express8 and 8S</td>
</tr>
<tr>
<td>- OSA 10 Gbe, GbE, 1000BASE-T</td>
<td>- Compression Acceleration (zEDC)</td>
<td>- zHPF</td>
</tr>
<tr>
<td>- InfiniBand Coupling Links</td>
<td>- RDMA over CE (RoCE)</td>
<td>- OSA 10 GbE, GbE, 1000BASE-T</td>
</tr>
<tr>
<td>- Flash Express</td>
<td>- Operating Systems</td>
<td>- InfiniBand Coupling Links</td>
</tr>
<tr>
<td>- Compression Acceleration (zEDC)</td>
<td>- AIX 5.3 and higher</td>
<td>- Flash Express</td>
</tr>
<tr>
<td>- RDMA over CE (RoCE)</td>
<td>- Hypervisors</td>
<td>- Compression Acceleration (zEDC)</td>
</tr>
<tr>
<td>- Configurable Crypto Express4S</td>
<td>- PowerVM Enterprise Edition</td>
<td>- RDMA over CE (RoCE)</td>
</tr>
<tr>
<td>- Parallel Sysplex clustering</td>
<td>- Integrated Hypervisor for System x</td>
<td><strong>Configurable Crypto Express 4S</strong></td>
</tr>
<tr>
<td>- HiperSockets – up to 32</td>
<td></td>
<td>- Parallel Sysplex clustering</td>
</tr>
<tr>
<td>- Enhanced Book Availability</td>
<td></td>
<td>- HiperSockets – up to 32</td>
</tr>
<tr>
<td>- IBM zAware</td>
<td></td>
<td>- IBM zAware</td>
</tr>
<tr>
<td>- Unified Resource Manager</td>
<td></td>
<td>- Unified Resource Manager</td>
</tr>
<tr>
<td>- Operating Systems</td>
<td></td>
<td>- Operating Systems</td>
</tr>
<tr>
<td>- z/OS, z/VM, z/VSE, z/TPF, Linux on System z</td>
<td>- IBM zAware</td>
<td>- z/OS, z/VM, z/VSE, z/TPF, Linux on System z</td>
</tr>
</tbody>
</table>
zBC12: Extending the capabilities of the modern mainframe

New technology with unprecedented performance
- New 4.2GHz core with improved cache designs and new hardware function designed to boost software performance
- Increased core counts and memory and SSI scale for additional flexibility, growth and economies of scale consolidation
- Increased granularity for right-sizing system to business needs
- Built to support future data center design, modernization and energy efficiencies requirements

Innovative Features bolster platform differentiators
- Storage Class Memory and integrated system health analytics to improve availability: Flash Express and IBM zAware
- Enhanced high speed, low latency networking fabric for z/OS to z/OS communications: 10GbE RoCE Express
- New compression acceleration adapter to improve system performance and reduce CPU and storage costs: zEDC Express
- Enhanced security with extended EP11 and enhanced IBM CCA support
- Hybrid-enabled to optimize workload integration and to provide System z governance: zBX and Unified Resource Manager

Improved Platform Economics
- Modular two drawer design for low cost of entry
- Improved price performance across the stack
- Second generation upgradeability for investment protection
IBM zEnterprise 196 (2817)

- Announced 7/10 – Server with up to 96 PU cores
- 5 models – Up to 80-way
- Granular Offerings for up to 15 CPs
- PU (Engine) Characterization
  - CP, SAP, IFL, ICF, zAAP, zIIP
- On Demand Capabilities
  - CoD, CIU, CBU, On/Off CoD, CPE
- Memory – up to 3 TB for Server and up to 1 TB per LPAR
  - 16 GB Fixed HSA
- Channels
  - PCIe bus
  - Four LCSSs
  - 3 Subchannel Sets
  - MIDAW facility
  - Up to 240 ESCON channels
  - Up to 288 FICON channels
  - FICON Express8 and 8S
  - zHPF
  - OSA 10 GbE, GbE, 1000BASE-T
  - InfiniBand Coupling Links
- Configurable Crypto Express3
- Parallel Sysplex clustering
- HiperSockets – up to 32
- Up to 60 logical partitions
- Enhanced Availability
- Unified Resource Manager
- Operating Systems
  - z/OS, z/VM, z/VSE, z/TPF, Linux on System z

IBM zEnterprise BladeCenter Extension (2458)

- Announced 7/10
- Model 002 for z196 or z114
- zBX Racks with:
  - BladeCenter Chassis
  - N + 1 components
  - Blades
  - Top of Rack Switches
  - 8 Gb FC Switches
  - Power Units
  - Advance Management Modules
- Up to 112 Blades
  - POWER7 Blades
  - IBM System x Blades
  - IBM WebSphere DataPower Integration Appliance Xi50 for zEnterprise (M/T 2462-4BX)
- Operating Systems
  - AIX 5.3 and higher
  - Linux for Select IBM x Blades
  - Microsoft Windows for x Blades
- Hypervisors
  - PowerVM Enterprise Edition
  - Integrated Hypervisor for System x

IBM zEnterprise 114 (2818)

- Announced 07/11 – Server with up to 18 PU cores
- 2 models – M05 and M10
  - Up to 5 CPs
- High levels of Granularity available
  - 130 Capacity Indicators
- PU (Engine) Characterization
  - CP, SAP, IFL, ICF, zAAP, zIIP
- On Demand Capabilities
  - CoD, CIU, CBU, On/Off CoD, CPE
- Memory – up to 256 GB for Server
  - 8 GB Fixed HSA
- Channels
  - PCIe bus
  - Two LCSSs
  - 2 Subchannel Sets
  - MIDAW facility
  - Up to 240 ESCON channels
  - Up to 128 FICON channels
  - FICON Express8 and 8S
  - zHPF
  - OSA 10 GbE, GbE, 1000BASE-T
  - InfiniBand Coupling Links
- Configurable Crypto Express3
- Parallel Sysplex clustering
- HiperSockets – up to 32
- Up to 30 logical partitions
- Unified Resource Manager
- Operating Systems
  - z/OS, z/VM, z/VSE, TPF, z/TPF, Linux on System z
IBM zEnterprise Hardware Withdrawals from Marketing

- **Effective June 30, 2014 IBM withdrew from marketing:**
  - All models of the IBM zEnterprise 196 (z196) and all upgrades to the z196 from the z9 EC or z10 EC.
  - All models of the IBM zEnterprise 114 (z114) and all upgrades to the z114 from the z9 BC or z10 BC.
  - The zEnterprise BladeCenter Extension (zBX) Model 002
  - All **hardware** features changes to an existing z196 or z114 server or to an installed zBX Model 2.

- **IBM has announced that effective June 30, 2015 marketing will be withdrawn for:**
  - All features and conversions to installed z196, z114 or zBX Model 2 machines that are delivered solely through modification that the machine's Licensed Internal Code (LIC).
  - Note 1: As of this date, adding LIC enablement features for empty zBX Model 2 BladeCenter slots ends.
  - Note 2: Capacity on Demand offerings for z196 or z114 that are configured prior to this date are usable until the offering expiration date or termination date, as applicable.

- **Filling an empty slot in a zBX Model 2 with a System p or System x blade will be supported if:**
  - There is an unused System z server LIC enablement feature for the desired blade **and**
  - The blade is supported in the zBX **and**
  - **Service support has not** been withdrawn for either the blade or the zBX Model 2.
  - Note 1: This does **not** mean that IBM will continue to market supported blades.
  - Note 2: No dates for service support withdrawal for the blades or zBX Model 3 have been announced.

- **It will be supported to upgrade an z196 with a zBX Model 2 to an zEC12 with a zBX Model 3 or an z114 with a zBX Model 2 to an zBC12 with a zBX Model 3 until the zBX Model 3 is withdrawn from marketing. In this upgrade case, the source of the zBX Model 3 hardware is the zBX Model 2.**
  - Note 1: No date for withdrawal from marketing of the zBX Model 3 has been announced.
zBC12 and zEC12 GA2 Technical Introduction
Why mission critical business analytics on zEnterprise?

<table>
<thead>
<tr>
<th>Mission critical = zEnterprise</th>
<th>DB2 Analytics Accelerator for z/OS</th>
<th>Co-residency of data</th>
<th>True hybrid computing platform</th>
</tr>
</thead>
<tbody>
<tr>
<td>C Level executives treat business analytics as mission critical</td>
<td>Complex business analytics queries will run extremely fast</td>
<td>Production data (70% originates on System z) and data in the warehouse both reside on the same platform</td>
<td>High volume transaction processing, batch, short duration and complex analytics queries all running concurrently on the same hybrid platform</td>
</tr>
<tr>
<td>Bullet proof security, reliability, disaster recovery, and availability at 99.999%</td>
<td>Reduces need for distributed data marts</td>
<td>Data in the warehouse is much more current</td>
<td>Excellent platform for consolidation of costly distributed data warehouses, data marts and business analytics tools</td>
</tr>
<tr>
<td>High scalability to support mixed workload analytics, high volume of users and requests</td>
<td>Storage savings by keeping DB2 z/OS historical data in the accelerator only</td>
<td>Reduces costs and risk – no need to manage and copy production data into distributed data warehouses and data marts</td>
<td></td>
</tr>
</tbody>
</table>

zEnterprise: The most optimal platform for mixed workloads, large user population, heavy concurrency and high volumes of requests
Processor Design
zEC12 and zBC12 Hex Core Processor Chip Detail

- Up to six active cores (PUs) per chip
  - 5.5 GHz – zEC12, 4.2 GHz – zBC12
  - L1 cache/core
    - 64 KB I-cache
    - 96 KB D-cache
  - L2 cache/core
    - 1M+1M Byte hybrid split private L2 cache

- Dedicated Co-processor (COP) per core
  - Crypto & compression accelerator
    - Includes 16KB cache

- Improved Out of Order and Superscalar Instruction Execution

- Second Level Branch Prediction Table
  - Supports 3.5 times more entries

- On chip 48 MB eDRAM L3 Cache
  - Only 24 MB usable on zBC12
  - Shared by all cores

- Interface to SC chip / L4 cache
  - 44 GB/sec to two SC chips (zEC12)
  - 16.8 GB/sec to one SC chip (zBC12)

- Memory Controller (MCU)
  - Interface to controller on memory DIMMs
  - Supports RAIM design

- 13S 32nm SOI Technology
  - 15 layers of metal
  - 7.68 km wire

- 2.75 Billion Transistors

- Chip Area
  - 597 mm²
  - 23.7mm x 25.2mm
  - 10000+ Power pins
  - 1071 signal I/Os
Out of Order Execution – z10, z196 & z114 vs zEC12 & zBC12

In-order core execution:

- Instruction 1: L1 miss
- Instruction 2: Execution
- Instruction 3: Execution
- Instruction 4: Execution
- Instruction 5: Execution
- Instruction 6: Execution
- Instruction 7: Execution

Time:

z196 Out-of-order core execution:

- Instruction 1: L1 miss
- Instruction 2: Execution
- Instruction 3: Execution
- Instruction 4: Execution
- Instruction 5: Execution
- Instruction 6: Execution
- Instruction 7: Execution

Time:

zEC12 Out-of-order core execution:

- Instruction 1: L1 miss
- Instruction 2: Execution
- Instruction 3: Execution
- Instruction 4: Execution
- Instruction 5: Execution
- Instruction 6: Execution
- Instruction 7: Execution

Time:

- Shorter miss latency
- Improved overlapping opportunities
zEC12 & zBC12 Architecture Extensions

- **Transactional Execution (a/k/a Transactional Memory)**
  - Software-defined sequence treated by hardware as atomic “transaction”
  - Enables significantly more efficient software
    - Highly-parallelized applications
    - Speculative code generation
    - Lock elision
  - **Exploitation by Java 7 for z/OS and the IBM Enterprise COBOL Compiler for z/OS, V5.1** longer-term opportunity for DB2, z/OS V2.1, etc

- **2 GB page frames**
  - Increased efficiency for DB2 buffer pools, Java heap, other large structures

- **Software directives to improve hardware performance**
  - Data usage intent improves cache management
  - Branch pre-load improves branch prediction effectiveness
  - Block prefetch moves data closer to processor earlier, reducing access latency

- **New Decimal-Floating-Point Zoned-Conversion Facility** that can help to improve performance applications compiled with the Enterprise PL/I for z/OS, V4.3.

Note: IBM Enterprise PL/I for z/OS, V4.3 and IBM Enterprise COBOL Compiler for z/OS, V5.1 (GA: June 21, 2013) can optionally exploit new z/Architecture instructions introduced from 2000 (z900) to 2012 (zEC12)
zEC12 & zBC12 Storage Control (SC) Chip Detail

- **CMOS 13S 32nm SOI Technology**
  - 15 layers of metal
- **Chip Area**
  - 526 mm²
  - 26.72mm x 19.67mm
  - 7311 Power Connectors
  - 1819 Signal Connectors
- **3.3 Billion Transistors**
  - 2.1 Billion eDRAM transistors
- **eDRAM Shared L4 Cache**
  - 192 MB per SC chip
  - 2 SCs = 384 MB per zEC12 book
  - **1 SC = 192 MB per zBC12 drawer**
- **6 CP chip interfaces**
- **Book fabric interfaces**
  - zEC12 Book Interconnect
  - zBC12 Drawer Interconnect
- **1 Clock domain**
- **4 Unique chip voltage supplies**
zBC12 Structure
zBC12 continues the System z mainframe heritage
Uniprocessor MIPS and GHz comparison

* MIPS Tables are NOT adequate for making comparisons of System z processors
zBC12 SCM Vs z114 SCM Comparison

**zBC12 Single Chip Modules (SCMs)**

- **Processor Unit (PU) SCM**
  - 50mm x 50mm – fully assembled
  - PU Chip size 23.7 mm x 25.2 mm
  - Six core chip with 4 or 5 active cores (4.2 GHz)

- **Storage Control (SC) SCM**
  - 50mm x 50mm – fully assembled
  - SC Chip size 26.72 mm x 19.67 mm
  - 192 MB L4 cache per SCM

- **Processor Drawer**
  - Two PU SCMs (9 processors) per drawer
  - One SC SCM (192 MB of L4 cache) per drawer
  - H06: One Drawer, H13: Two Drawers

**z114 Single Chip Modules (SCMs)**

- **Processor Unit (PU) SCM**
  - 50mm x 50mm – fully assembled
  - PU Chip size 23.50 mm x 21.80 mm
  - Four core chip with 3 or 4 active cores (3.8 GHz)

- **Storage Control (SC) SCM**
  - 50mm x 50mm – fully assembled
  - SC Chip size 24.43 mm x 19.60 mm
  - 96 MB L4 cache per SCM

- **Processor Drawer**
  - Two PU SCMs (7 processors) per drawer
  - One SC SCM (96 MB of L4 cache) per drawer
  - M05: One Drawer, M10: Two Drawers
zBC12 Processor Drawer (Top View)

- Two Processor SCMs (9 processors)
- One Storage Control SCM (192 MB L4 cache)
- Slots for 10 DIMMs (40 to 320 GB RAIM)
zBC12 Drawer Level Cache Hierarchy

PU Chip
6 Cores – 4 active

L1
2 MB
L2
+++

24 MB eDRAM
Inclusive L3

+ Cache for cores 1 to 6
→ LRU Cast-Out
→ CP Stores
→ Data Fetch Return

Each Drawer
192 MB eDRAM
Inclusive L4
1 SC Chip

PU Chip
6 Cores – 5 active

L1
2 MB
L2
+++

24 MB eDRAM
Inclusive L3

Cache Comparison

<table>
<thead>
<tr>
<th></th>
<th>z114</th>
<th>zBC12</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1</td>
<td>64K/128K</td>
<td>64K/96K</td>
</tr>
<tr>
<td>L2</td>
<td>1.5 M</td>
<td>1M/1M</td>
</tr>
<tr>
<td>L3</td>
<td>12 M</td>
<td>24 M</td>
</tr>
<tr>
<td>L4</td>
<td>96 M</td>
<td>192 M</td>
</tr>
</tbody>
</table>

© 2014 IBM Corporation
Processor Drawers (Model H06 and H13)

- **Model H06 – One Processor Drawer**
  - Up to 6 client engines plus 2 SAPs and 1 IFP
    - No more than 6 CPs, IFLs or ICFs
    - zIIPs and zAAPs limited to **two** per CP
  - 8 to 240 GB of client memory
  - Up to 4 I/O Fanouts to support I/O drawers and coupling links

- **Model H13 – Two Processor Drawers**
  - **More processors, memory and I/O fanouts**
  - Up to 13 client engines plus 2 SAPs, 1 IFP and 2 spares
    - No more than 6 CPs, up to 13 IFLs or ICFs
    - zIIPs and zAAPs limited to **two** per CP
  - 8 to 496 GB of client memory
  - Up to 8 I/O Fanouts to support I/O drawers and coupling links

Planning Note: Unlike the zEC12 Books, add or remove of a zBC12 processor drawer requires a scheduled outage
zEnterprise BC12 Models H06 versus H13

• M/T 2828 – Model H06
  – Air cooled
  – Single Frame
  – Non-raised floor option available
  – 30 LPARs

• Processor Units (PUs)
  – One Processor drawer
  – 9 processors
    • 2 SAPs and 1 IFP standard
    • Up to 6 CPs
    • Up to 6 IFLs or ICFs
    • zIIP and zAAPs per ratio to CPs
    • 0 spares when fully configured

• M/T 2828 – Model H13
  – Air cooled
  – Single Frame
  – Non-raised floor option available
  – 30 LPARs

• Processor Units (PUs)
  – Two processor drawers
  – 18 processors
    • 2 SAPs and 1 IFP standard
    • Up to 6 CPs
    • Up to 13 IFLs or ICFs
    • zIIPs and zAAPs per ratio to CPs
    • 2 dedicated spare processors

• Why the H13 (2nd processor drawer)?
  More than 6 Customer engines (processors)
  More than 240 GB memory (Linux?)
  More than 4 I/O Fanouts for connectivity – especially PSIFB links
    • Needs vary depending on I/O feature and PSIFB link requirements
The zBC12 has 26 CP capacity levels (26 x 6 = 156)
- Up to 6 CPs at any capacity level
- All CPs must be the same capacity level

The **two** for one entitlement to purchase **two** zAAPs and/or **two** zIIPs for each CP purchased is the same for CPs of any capacity.

All specialty engines run at full capacity
- Processor Value Unit for IFL = 100 (Equal to z114)

---

**Capacity level**

1-way (sub-capacity 50 PCIs)

PCI – Processor Capacity Index

**6-way 4958 PCIs**

**FULL capacity Specialty Engine**

**1-way 1064 PCIs**

---

### zBC12 Sub-capacity CP Granularity

<table>
<thead>
<tr>
<th>Number of zBC12 CPs</th>
<th>Base Ratio</th>
<th>Ratio z114 To zBC12</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 CP</td>
<td>z114 Z01</td>
<td>1.36</td>
</tr>
<tr>
<td>2 CPs</td>
<td>z114 Z02</td>
<td>1.37</td>
</tr>
<tr>
<td>3 CPs</td>
<td>z114 Z03</td>
<td>1.37</td>
</tr>
<tr>
<td>4 CPs</td>
<td>z114 Z04</td>
<td>1.36</td>
</tr>
<tr>
<td>5 CPs</td>
<td>z114 Z05</td>
<td>1.36</td>
</tr>
<tr>
<td>6 CPs</td>
<td>z114 Z05</td>
<td>1.58</td>
</tr>
</tbody>
</table>
The integrated firmware processor (IFP) supports Resource Group (RG) Licensed Internal Code (LIC) to provide native PCIe I/O feature management and virtualization functions. This LIC is conceptually similar to the Channel Subsystem LIC that supports traditional System z I/O features.

Adding the second drawer to upgrade from the zBC12 Model 6 to Model 13 is disruptive.

Notes:
1. “PU” stands for a Processor Unit, a functional processor core that can be purchased by the client.
2. At least one CP, IFL, or ICF must be purchased in every machine.
3. Up to two zAAPs and two zIIPs may be purchased for each CP purchased if PUs are available. This remains true for sub-capacity CPs and for “banked” CPs.
4. “uIFL” stands for Unassigned IFL.
5. Optional SAPs are almost never needed except if running the z/TPF operating system.
IBM zIIP and zAAP Simplification
(Update of the August 28, 2012 Statement of Direction)

- IBM System z Integrated Information Processor (zIIP) and IBM System z Application Assist Processor (zAAP) Simplification
  - The IBM zEnterprise EC12 and the zEnterprise BC12 are planned to be the last System z servers to offer support for zAAP specialty engine processors. IBM intends to continue support for running zAAP workloads on zIIP processors ("zAAP on zIIP"). This is intended to help simplify capacity planning and performance management, while still supporting all the currently eligible workloads.
  - In addition, IBM has provided a PTF for APAR OA38829 on z/OS V1.12 and V1.13 to remove the restriction that prevents zAAP-eligible workloads from running on zIIP processors when a zAAP is installed on the server. Note: This PTF still does not allow zAAP-eligible work to run on a zIIP in any LPAR with a zAAP assigned to it.

This works on any System z server that supports zIIPs and zAAPs, not just on zEC12 and zBC12.

Note 1: All statements regarding IBM's plans, directions, and intent are subject to change or withdrawal without notice. Any reliance on these Statements of General Direction is at the relying party's sole risk and will not create liability or obligation for IBM.
zBC12 H13 – Under the covers

- Internal Batteries (optional)
- Power Supplies
- Processor drawers: Memory and HCAs
  - Top Drawer: Model H13 only
- I/O drawer
- PCIe I/O drawers

Note: One I/O drawer with two PCIe I/O drawers requires a total of six HCAs so it requires a Model H13.

- Ethernet cables for internal System LAN connecting Flexible Service Processor (FSP) cage controller cards (not shown)

- 2 x Support Elements

- Rear View
- Front View
zBC12 Upgrade paths

- Upgrade paths from z10 BC and z114
- Upgrade path to zEC12 Model H20 (Radiator-based Air cooled only)
- Disruptive upgrade H06 to H13 and from H13 to zEC12 H20
zEC12 Structure
zBC12 SCM Vs zEC12 MCM Comparison

**zBC12 Single Chip Modules (SCMs)**

- **Processor Unit (PU) SCM**
  - 50mm x 50mm – fully assembled
  - PU Chip size 23.7 mm x 25.2 mm
  - Six core chip with 4 or 5 active cores

- **Storage Control (SC) SCM**
  - 50mm x 50mm – fully assembled
  - SC Chip size 26.72 mm x 19.67 mm
  - 196 MB L4 cache per SCM

- **Processor Drawer**
  - Two PU SCMs (9 processors) per drawer
  - One SC SCM (192 MB of L4 cache) per drawer
  - H06: One Drawer, H13: Two Drawers

**zEC12 Multi Chip Module (MCM)**

- **Technology**
  - 96mm x 96mm with 102 glass ceramic layers
  - 7,356 LGA connections to 8 chip sites

- **Six 6-core Processor (PU) chips**
  - Each with 4, 5 or 6 active cores
  - 27 active processors per MCM (30 in Model HA1)
  - PU Chip size 23.7 mm x 25.2 mm

- **Two Storage Control (SC) chips per MCM**
  - 192 MB L4 cache per SC, 384 MB per MCM
  - SC Chip size 26.72 mm x 19.67 mm

- **One MCM per book, up to 4 books per System**
zEC12 Book Layout

- 16 DIMMs 100mm High
- MCM @ 1800W Water Cooled with Air Cooled Backup
- 3 DCA Power Supplies
- 14 DIMMs 100mm High
- Memory
- Rear Cooling
- Front I/O Fanout Cards

Note: Unlike the z196, zEC12 Books are the same for the Air and Water cooled Systems
System Offering Overview

**New Server**

**Machine Type for zEC12**
- 2827

**Processors**
- 27 / 30 PUs per book
- Sub-capacity available up to 20 CPs
- 2 spares designated per system

**Memory**
- System minimum = 32 GB with separate 32 GB HSA
- Maximum 3TB / 768GB per book
- RAIM memory design
- Purchase Increments – 32, 64, 96, 112, 128, 240, 256, 512 GB

**I/O**
- Up to 16 connections per book (Up to 8 fanouts, 2 per fanout)
- PCIe connections 8 GB/sec
- InfiniBand 6 GB/sec

**Machine Type and Model for zBX**
- 2458-003
**zBC12 Internal System Structure – Compared to the zEC12**

**Book / Drawer Structure**

- Mem0, Mem1, Mem2
- GX0, GX1, GX2, GX3, GX4, GX5, GX6, GX7
- PU1, PU2
- SC0, SC1
- CP0, CP3, CP4, CP5

**Book / Drawer Interconnect**

- FBC0, FBC1, FBC2
- Book/Drawer

---

- **zBC12**: A subset of the zEC12 design and chipset
  - Cache: Half L3 on chip usable and L4 drawer cache (Only one SC chip per drawer instead of two)
  - Lower frequency: Reduced interconnect bandwidth
  - One fewer memory controllers per drawer
  - Only one DIMM per memory channel instead of two

- **Diagrams color code**
  - zEC12 and zBC12
  - zEC12 only
zEC12 Full and Sub-Capacity CP Offerings

- **Subcapacity CPs, up to 20, may be ordered on ANY zEC12 model. If 21 or more CPs are ordered all must be full 7xx capacity**
- **All CPs on a zEC12 must be the same capacity**
- **All specialty engines run at full capacity. The two for one entitlement to purchase two zAAPs and two zIIPs for each CP purchased is the same for CPs of any capacity.**
- **Only 20 CPs can have granular capacity but other PU cores may be characterized as full capacity specialty engines**
- **For no CPs, the capacity setting is 400**

---

**CP Capacity**

Relative to Full Capacity Uni

- 7xx = 100% = 1514 PCI
- 6xx ≈ 63% = 947 PCI
- 5xx ≈ 42% = 631 PCI
- 4xx ≈ 16% = 240 PCI

xx = 01 Through 20

---

**MSU Sub Capacity**
zEC12 Processor Features – New zAAP/zIIP to CP 2:1 ratio and new IFP

<table>
<thead>
<tr>
<th>Model</th>
<th>Books/PUs</th>
<th>CPs</th>
<th>IFLs uIFLs</th>
<th>zAAPs</th>
<th>zIIPs</th>
<th>ICFs</th>
<th>Std SAPs</th>
<th>Optional SAPs</th>
<th>Std. Spares</th>
<th>IFP</th>
</tr>
</thead>
<tbody>
<tr>
<td>H20</td>
<td>1/27</td>
<td>0-20</td>
<td>0-20 0-19</td>
<td>0-13</td>
<td>0-13</td>
<td>0-20</td>
<td>4</td>
<td>0-4</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>H43</td>
<td>2/54</td>
<td>0-43</td>
<td>0-43 0-42</td>
<td>0-28</td>
<td>0-28</td>
<td>0-43</td>
<td>8</td>
<td>0-8</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>H66</td>
<td>3/81</td>
<td>0-66</td>
<td>0-66 0-65</td>
<td>0-44</td>
<td>0-44</td>
<td>0-66</td>
<td>12</td>
<td>0-12</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>H89</td>
<td>4/108</td>
<td>0-89</td>
<td>0-89 0-88</td>
<td>0-59</td>
<td>0-59</td>
<td>0-89</td>
<td>16</td>
<td>0-16</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>HA1</td>
<td>4/120</td>
<td>0-101</td>
<td>0-101 0-100</td>
<td>0-67</td>
<td>0-67</td>
<td>0-101</td>
<td>16</td>
<td>0-16</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>

- zEC12 Models H20 to H89 use books with 27 core MCMs. The Model HA1 has 4 books with 30 core MCMs.
- The maximum number of logical ICFs or logical CPs supported in a CF logical partition is 16.
- **The integrated firmware processor (IFP)** is used for PCIe I/O support functions.
- Concurrent Book Add is available to upgrade in steps from model H20 to model H89.

Notes:
1. At least one CP, IFL, or ICF must be purchased in every machine.
2. Two zAAPs and two zIIPs may be purchased for each CP purchased if PUs are available. This remains true for sub-capacity CPs and for “banked” CPs.
3. “uIFL” stands for Unassigned IFL.
4. The IFP is conceptually an additional, special purpose SAP.
zEC12 Model H89 or HA1 Radiator (Air) Cooled – Under the covers (Front View)

- Overhead Power Cables (option)
- Internal Batteries (option)
- Power Supplies
- 2 x Support Elements
- PCIe I/O drawers (Maximum 5 for zEC12)
- Processor Books with Flexible Support Processors (FSPs), PCIe and HCA I/O fanouts
- N+1 Radiator-based Air Cooling Unit
- Optional FICON LX Fiber Quick Connect (FQC) not shown
- PCIe I/O interconnect cables and Ethernet cables for FSP cage controller cards

SHARE 123 in Pittsburgh, August 5, 2013

© 2014 IBM Corporation
zBC12 and zEC12 GA2
Memory
**Layers of Memory Recovery**

**ECC**
- Powerful 90B/64B Reed Solomon code

**DRAM Failure**
- Marking technology; no half sparing needed
- 2 DRAM can be marked
- Call for replacement on third DRAM

**Lane Failure**
- CRC with Retry
- Data – lane sparing
- CLK – RAIM with lane sparing

**DIMM Failure (discrete components, VTT Reg.)**
- CRC with Retry
- Data – lane sparing
- CLK – RAIM with lane sparing

**DIMM Controller ASIC Failure**
- RAIM Recovery

**Channel Failure**
- RAIM Recovery

---

**zEC12**:
- Each memory channel supports one DIMM or a two deep DIMM cascade

**zBC12**:
- Each memory channel supports only one DIMM
zEC12 and zBC12 Memory Usage and Allocation

- **Installed Physical Memory** (DIMM capacity) in configuration reports is **RAIM Array** size. **Addressable Memory** for customer LPARs and HSA is 20 percent smaller.

- Servers are configured with the most efficient configuration of memory DIMMs that can support **Addressable Memory required for Customer Ordered Memory plus HSA**. In some cases, there will be **Available Addressable Memory** that might support one or more concurrent LIC CC Customer Memory upgrades with no DIMM changes.
  
  Note: DIMM changes require a disruptive POR on zBC12 and on zEC12 Model H20. They are always done without a POR on zEC12 models with multiple books using Enhanced Book Availability (EBA). On those models, some or all LPARs can continue to run during with one book out of service to have DIMMs changed or added. Probably all LPARs, if **Flexible Memory** is selected.

- To determine the size of the largest LIC CC Customer Memory upgrade possible, examine the configurator default **“Memory Plan Ahead Capacity”** field. If the customer requires a LIC CC upgrade larger that that, configure Plan Ahead Memory by selecting a larger “Memory Plan Ahead Capacity” target value.

*HSA size is 32 GB on zEC12, 16 GB on zBC12.*
zBC12 Model H06 and Model H13 Memory (New Build)

- zBC12 has the same RAIM Memory infrastructure as z114
- Minimum client memory is 8 GB for both models with 8 GB or 32 GB purchase increments
- HSA is 16GB on both models

<table>
<thead>
<tr>
<th>H06 Physical Memory RAIM GB</th>
<th>Client GB</th>
<th>Increment GB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Addressable Memory GB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>40 RAIM (10 x 4GB) =</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>32 for HSA + Client</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>80 RAIM (10 x 8GB) =</td>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>64 for HSA + Client</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>40 RAIM (10 x 16 GB) =</td>
<td>56</td>
<td>8</td>
</tr>
<tr>
<td>128 for HSA + Client</td>
<td>64</td>
<td></td>
</tr>
<tr>
<td>140 RAIM (10 x 32 GB) =</td>
<td>144</td>
<td>32</td>
</tr>
<tr>
<td>256 for HSA + Client</td>
<td>176</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>H13 Physical Memory RAIM GB</th>
<th>Client GB</th>
<th>Increment GB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Addressable Memory GB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>80 RAIM (20 x 4GB) =</td>
<td>16</td>
<td>8</td>
</tr>
<tr>
<td>64 for HSA + Client</td>
<td>24</td>
<td></td>
</tr>
<tr>
<td>40 RAIM (10 x 4GB + 10 x 8 GB) =</td>
<td>56</td>
<td>8</td>
</tr>
<tr>
<td>96 for HSA + Client</td>
<td>64</td>
<td></td>
</tr>
<tr>
<td>160 RAIM (20 x 8 GB) =</td>
<td>88</td>
<td>8</td>
</tr>
<tr>
<td>128 for HSA + Client</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>240 RAIM (10 x 8 GB + 10 x 16 GB) =</td>
<td>144</td>
<td>32</td>
</tr>
<tr>
<td>192 for HSA + Client</td>
<td>176</td>
<td></td>
</tr>
<tr>
<td>320 RAIM (20 x 16 GB) =</td>
<td>208</td>
<td>32</td>
</tr>
<tr>
<td>256 for HSA + Client</td>
<td>240</td>
<td></td>
</tr>
<tr>
<td>480 RAIM (10 x 16 GB + 10 x 32 GB) =</td>
<td>272</td>
<td>32</td>
</tr>
<tr>
<td>384 for HSA + Client</td>
<td>304</td>
<td></td>
</tr>
<tr>
<td>640 RAIM (20 x 32 GB) =</td>
<td>400</td>
<td>32</td>
</tr>
<tr>
<td>512 for HSA + Client</td>
<td>432</td>
<td></td>
</tr>
</tbody>
</table>

Memory upgrades that require DIMM changes are **disruptive**. Plan Ahead Memory can be added to eliminate disruption. On both models, memory upgrades within each row (same color) are **concurrent** without adding Plan Ahead Memory.
**zEC12 Purchased Memory Offerings**

<table>
<thead>
<tr>
<th>Model</th>
<th>Standard Memory GB</th>
<th>Flexible Memory GB</th>
</tr>
</thead>
<tbody>
<tr>
<td>H20</td>
<td>32 - 704</td>
<td>NA</td>
</tr>
<tr>
<td>H43</td>
<td>32 - 1392</td>
<td>32 - 704</td>
</tr>
<tr>
<td>H66</td>
<td>32 - 2272</td>
<td>32 - 1392</td>
</tr>
<tr>
<td>H89</td>
<td>32 - 3040</td>
<td>32 - 2272</td>
</tr>
<tr>
<td>HA1</td>
<td>32 - 3040</td>
<td>32 - 2272</td>
</tr>
</tbody>
</table>

- **Purchased Memory** - Memory available for assignment to LPARs
- **Hardware System Area** – Standard 32 GB outside customer memory for system use
- **Standard Memory** - Provides minimum physical memory required to hold base purchase memory plus 32 GB HSA
- **Flexible Memory** - Provides additional physical memory needed to support activation base customer memory and HSA on a multiple book zEC12 with one book out of service. (Not available on zBC12)
- **Plan Ahead Memory** – Provides additional physical memory needed for a concurrent upgrade (LIC CC change only) to a preplanned target customer memory
### zEC12 Standard and Flexible Purchase Memory Offerings

<table>
<thead>
<tr>
<th>Increment</th>
<th>GB, Notes</th>
<th>Growth %</th>
<th>Increment</th>
<th>GB, Notes</th>
<th>Growth %</th>
<th>Increment</th>
<th>GB, Notes</th>
<th>Growth %</th>
</tr>
</thead>
<tbody>
<tr>
<td>32 GB</td>
<td>32</td>
<td>100%</td>
<td>96 GB</td>
<td>608</td>
<td>16%</td>
<td>240 GB</td>
<td>1760</td>
<td>15%</td>
</tr>
<tr>
<td>64</td>
<td>50%</td>
<td></td>
<td>704 1</td>
<td></td>
<td>13%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>96</td>
<td>33%</td>
<td></td>
<td>800 1</td>
<td></td>
<td>12%</td>
<td>256 GB</td>
<td>2016</td>
<td>13%</td>
</tr>
<tr>
<td>128</td>
<td>25%</td>
<td></td>
<td>896</td>
<td>112 GB</td>
<td>13%</td>
<td>2272 3</td>
<td></td>
<td>11%</td>
</tr>
<tr>
<td>160</td>
<td>20%</td>
<td></td>
<td>2528</td>
<td>112 GB</td>
<td>13%</td>
<td>2784</td>
<td>9%</td>
<td></td>
</tr>
<tr>
<td>192</td>
<td>17%</td>
<td></td>
<td>1008</td>
<td></td>
<td>13%</td>
<td>2784</td>
<td>9%</td>
<td></td>
</tr>
<tr>
<td>224</td>
<td>14%</td>
<td></td>
<td>3040 4</td>
<td></td>
<td>NA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>256</td>
<td>25%</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>64 GB</td>
<td>320</td>
<td>20%</td>
<td>128 GB</td>
<td>1136</td>
<td>11%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>384</td>
<td>17%</td>
<td></td>
<td>1264</td>
<td></td>
<td>10%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>448</td>
<td>14%</td>
<td></td>
<td>1392 2</td>
<td></td>
<td>9%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>512</td>
<td>19%</td>
<td></td>
<td>1520</td>
<td></td>
<td>16%</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Notes – Memory Maximums:**

1. H20 Standard, H43 Flexible = 704
2. H43 Standard, H66 Flexible = 1392
3. H66 Standard, H89 and HA1 Flexible = 2272
4. HA1 Standard = 3040

(16 GB less than z196 above 1520 GB)
On Demand
Basics of Capacity on Demand (Unchanged for zBC12 and zEC12 GA2)

Capacity on Demand

Permanent Upgrade (CIU)

Replacement Capacity

Capacity Backup (CBU)

Capacity for Planned Event (CPE)

Temporary Upgrade

Billable Capacity (On/Off CoD)

Pre-paid

Post-paid

Using pre-paid unassigned capacity up to the limit of the HWM
No expiration
Capacity
- MSU %
- # Engines

On/Off CoD with tokens
No expiration
Capacity
- MSU %
- # Engines
Tokens
- MSU days
- Engine days

On/Off CoD 180 days expiration
Capacity
- MSU %
- # Engines

On/Off CoD with tokens 180 days expiration
Capacity
- MSU %
- # Engines
Tokens
- MSU days
- Engine days
Installation Planning
zEC12 Physical Planning

- **Extend / Maintain z196 Datacenter Characteristics**
  - 2 frame base system (CEC, I/O, service system and PP&C)
  - No significant increase in weight
  - Maintain floor tile cutouts for raised floor system (same as z10, z196)

- **Better control of energy usage and improved efficiency in your data center**
  - Improved N+1 air cooled option with radiator
  - New optional non-raised floor installation
    - Target “on slab” low cost datacenters
  - Improved water cooled option
    - Backup air cooling
    - Supports building chilled water up to 20º C
  - Same number of power cords (2 or 4) as “equivalent” z196 configuration
  - Maintain 27.5 kW box max input power (same as z10, z196)
  - Maintain DC input power capability, overhead I/O cabling option, add overhead power option
zBC12 Physical Planning

- **Extend / Maintain Datacenter Characteristics**
  - zBC12 one frame system (air cooled, no radiator)
  - No significant increase in weight
  - Maintain floor tile cutouts for raised floor system (same as z10 BC or z114)

- **Better control of energy usage and improved efficiency in your data center**
  - Same number of power cords (2 or 4) as an “equivalent” z114 configuration
  - Maintain box max input power
  - All power and I/O cables the same as z114 except:
    - 400V AC is an orderable feature (Was a z114 RPQ)
    - New 380-415v AC bottom and top exit
    - Different rule for non-raised floor than z114

**Always Refer to the Installation Manual for Physical Planning for details:**

M/T 2828 – GC28-6923
M/T 2458 – GC27-2619-01 (Model 003)
zBC12 Installation Options on Raised Floor

- On raised floor, underfloor I/O and power exits are supported.
- Top exit I/O allows some I/O cables to exit at the bottom, if desired.
- Top exit power always requires top exit I/O.
If zBC12 is NOT installed on a raised floor, overhead I/O and overhead power are REQUIRED. No cables may exit at the bottom because there is no tailgate.

Note: z114 allowed bottom I/O and bottom power on NRF so this is a change!
zBC12 and zEC12 GA2 Hardware Management Console

- **HMC System Unit and LIC Support**
  - Required: HMC FC 0092 or 0091 with 16 GB (FC 0091 HMCs shipped prior to zEC12 may have 8 GB)
    - FC 0092 can be ordered new build. FC 0091 can carry forward on upgrade from z10 BC or z114
  - No-charge ECA 332 orderable by IBM service is available to upgrade HMC FC 0091 features of an earlier System z server with more memory and to add HMC Driver 15 LIC for zBC12 or zEC12 at GA2
    - Older HMCs (e.g FC 0090) can not be upgraded to control zEC12 or zBC12

- **HMC Display Support**
  - 22 inch flat panel FC 6096 (Carry forward or new build)

- **HMC 1000BASE-T LAN Switch – No longer offered**
  - FC 0070 10/100/1000BASE-T switch(es) – (Carry Forward Only)
  - Recommended Alternative: Compatible customer provided 1000BASE-T switch(es)

- **HMC application LIC for zEC12 and zBC12 does NOT support dial modem use**
  (Fulfills the Statement of Direction in Letter 111-167, dated October 12, 2011)
  - Use of Broadband (Ethernet) access to RSF is required
  - Optional connection to an NTP time source requires use of Ethernet, not dial
    (If a Pulse-per-Second time source is used, Ethernet is also required)
  - If a modem is present on an HMC FC 009, it **cannot** be used with the HMC Application in Driver 12 (zEC12 GA) or 15 (zBC12 or zEC12 GA2) installed.

- **See the zBC12 or zEC12 Library on Resource Link for the latest publications:**
  - “Installation Manual for Physical Planning” for HMC FC 0092 feature physical characteristics
  - “Integrating the HMC Broadband RSF into your Enterprise”
  - “Hardware Management Console Operations Guide” and “Support Element Operations Guide”
zBC12 and zEC12 GA2
I/O Subsystem
Introduction
I/O Subsystem Internal Bus Interconnect Speeds (GigaBytes per second)

- **PCIe**
  - **zEC12, zBC12, z196 GA2, z114**, 8 GBps
  - **zEC12, zBC12, z196/z114/z10**, 6 GBps
  - **z9**, 2.7 GBps
  - **z990/z890**, 2 GBps
  - **z900/z800**, 1 GBps

**PCIe**: Peripheral Component Interface (PCI) Express

**STI**: Self-Timed Interconnect
zBC12 Connectivity for I/O and Coupling

- Up to 4 fanouts per zBC12 processor drawer
  - H06 (one CEC drawer) – up to 4 fanouts
  - H13 (two CEC drawers) – up to 8 fanouts

- I/O fanouts compete for fanout slots with the InfiniBand HCA fanouts that support coupling:
  - HCA2-O 12x two InfiniBand DDR links (CF only)
  - HCA2-O LR two 1x InfiniBand DDR links (CF only)
  - HCA3-O two 12x InfiniBand DDR links
  - HCA3-O LR four 1x InfiniBand DDR links

- PCIe fanout – PCIe I/O Interconnect links
  Supports two PCIe 8 GBps interconnects on copper cables to two 8-card PCIe I/O domain switches. 
  *Always plugged in pairs for redundancy.*

- HCA2-C fanout – InfiniBand I/O Interconnect (CF only)
  Supports two 12x InfiniBand DDR 6 GBps interconnects on copper cables to two 4-card I/O domain multiplexers. 
  *Always plugged in pairs for redundancy.*
zEC12 Connectivity for I/O and Coupling

- **Up to 8 fanout cards per zEC12 book**
  - H20 (1 book) – up to 8
  - H43 (2 books) – up to 16
  - H66 (3 books) – up to 20
  - H89 and HA1 (4 books) – up to 24

- **I/O fanouts compete for fanout slots with the InfiniBand HCA fanouts that support coupling:**
  - HCA2-O 12x two InfiniBand DDR links (CF only)
  - HCA2-O LR two 1x InfiniBand DDR links (CF only)
  - HCA3-O two 12x InfiniBand DDR links
  - HCA3-O LR four 1x InfiniBand DDR links

- **PCIe fanout – PCIe I/O Interconnect links**
  Supports two copper cable PCIe 8 GBps interconnects to two 8-card PCIe I/O domain multiplexers. **Always plugged in pairs for redundancy.**

- **HCA2-C fanout – InfiniBand I/O Interconnect**
  Supports two copper cable 12x InfiniBand DDR 6 GBps interconnects to two 4-card I/O domain multiplexers. **(Carry forward)**
  **Always plugged in pairs for redundancy.**
zBC12 Redundant I/O Interconnect Example – One PCIe I/O drawer

- Different PCIe Fanouts Support Domain Pairs:
  - 0 and 1
  - 2 and 3

- Normal operation each PCIe interconnect in a pair supports the eight I/O cards in its domain.

- Backup operation: One PCIe interconnect supports all 16 I/O cards in the domain pair.

Front

Rear

PCle switch cards (★)
Supported I/O Features
IBM zEnterprise EC12 and BC12 Update

zBC12 I/O Features supported

**Supported features**

**PCIe I/O drawer (zBC12 does not offer Plan Ahead for PCIe I/O Drawers)**
- The drawer itself does NOT carry forward but the cards do

- **Cards that Carry Forward**
  - OSA-Express4S 1 GbE LX and SX, OSA-Express4S 10 GbE LR and SR
  - FICON Express8S 10 km LX and SX

- **Cards New Build**
  - FICON Express8S 10 km LX and SX
  - Crypto Express4S (1 coprocessor)
  - OSA-Express5S GbE LX and SX, OSA-Express5S 10 GbE LR and SR, OSA-Express5S 1000BASE-T
  - IBM Flash Express
  - 10 GbE RoCE Express
  - zEDC Express

**I/O drawer (Carry forward only. No MES adds.)**
- The drawer itself can carry forward. It cannot be ordered on new build
- One I/O Drawer can be carried forward, two I/O drawers requires **RPQ 8P2733**

- **Cards that Carry Forward**
  - **Not Supported:** ESCON, older FICON, FICON Express4 LX 4 km (4-port or 2-port), OSA-Express2, PSC
  - OSA-Express3 Gigabit LX and SX, OSA-Express3 1000BASE-T, OSA-Express3-2P 1000BASE-T, OSA-Express3 10 Gigabit LR and SR, OSA-Express3-2P Gigabit SX
  - FICON Express8 10KM LX, FICON Express8 SX, FICON Express4 10KM LX (4-port only), FICON Express4 SX, **FICON Express4-2C SX**
  - Crypto Express3, **Crypto Express3-1P**
  - ISC3
zEC12 GA2 “New Build” and MES I/O Features Supported
Note - zEC12 does not offer “Plan Ahead” for I/O drawers or cages.

New Build Features

- **Features – PCIe I/O drawer**
  - FICON Express8S (SX and LX)
  - OSA-Express5S
    - 10 GbE LR and SR (1 SFP, 1 CHPID)
    - GbE SX, LX, and 1000BASE-T (2 SFPs, 1 CHPID)
  - 10 GbE RoCE Express (1 supported SR port, NO CHPIDs)
  - zEDC Express
  - Crypto Express4S
  - Flash Express

- **Features – I/O drawer (No MES adds)**
  - ISC-3 (RPQ 8P2602)
    - Available ONLY on zEC12 Models H66, H89 or HA1
    - when 16 InfiniBand HCAs are included in the configuration.

- **InfiniBand Coupling Features (Fanouts)**
  - HCA3-O 12x InfiniBand
  - HCA3-O LR 1x InfiniBand
zEC12 GA2 “Carry Forward” I/O Features Supported

Note - zEC12 does not offer “Plan Ahead” for I/O drawers or cages.

### Carry Forward Features

**Features – PCIe I/O drawer**
- All PCIe features supported at z196 GA2
- Any number may be carried forward
  FICON Express8S, OSA-Express4S

**Features – I/O cage and I/O drawer (No MES adds)**
- Not Supported: ESCON, older FICON, FICON Express4 LX 4 km, OSA-Express2, PSC
- No more than 44 of these features may be carried forward:
  - Crypto Express3, FICON Express8
  - FICON Express4 10 km LX and SX
  - OSA-Express3
  - ISC-3 (Mother + Daughters)

**InfiniBand Coupling Features (Fanouts)**
- All: HCA2-O 12x, HCA2-O LR 1x, HCA3-O 12x and HCA3-O 1x LR
Operating System Support
Operating System Support for zBC12 and zEC12

- Currency is key to operating system support and exploitation of future servers
- The following releases of operating systems are supported on zBC12

(Please refer to PSP buckets for any required maintenance):

<table>
<thead>
<tr>
<th>Operating System</th>
<th>Supported levels</th>
</tr>
</thead>
<tbody>
<tr>
<td>z/OS</td>
<td></td>
</tr>
<tr>
<td></td>
<td>z/OS V2.1 exploitation with PTFs plus zEDC Express and 10GbE RoCE Support – Became available September 30, 2013</td>
</tr>
<tr>
<td></td>
<td>z/OS V1.13 and V1.12 exploitation with PTFs (V1.12 ends 9/30/14)</td>
</tr>
<tr>
<td></td>
<td>z/OS V1.11 toleration with PTFs &amp; Lifecycle Extension (ends 9/30/14)</td>
</tr>
<tr>
<td></td>
<td>Note: TSS Service Extension for z/OS V1.12 Defect Support: Offered 10/1/14 – 9/30/17 and also for z/OS V1.11 (10/1/14 - 9/30/16)</td>
</tr>
<tr>
<td>Linux on System z</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SUSE SLES 10 and SLES 11</td>
</tr>
<tr>
<td></td>
<td>Red Hat RHEL 5, RHEL 6, RHEL 7</td>
</tr>
<tr>
<td>z/VM</td>
<td></td>
</tr>
<tr>
<td></td>
<td>z/VM V6.3 exploitation with PTFs</td>
</tr>
<tr>
<td></td>
<td>z/VM V5.4 (ends 12/31/16) and V6.2 toleration with PTFs (Support for V6.1 ended in April, 2013)</td>
</tr>
<tr>
<td>z/VSE</td>
<td></td>
</tr>
<tr>
<td></td>
<td>z/VSE V5.2 compatibility with PTFs</td>
</tr>
<tr>
<td></td>
<td>z/VSE V5.1 compatibility with PTFs (ends 6/30/2016)</td>
</tr>
<tr>
<td></td>
<td>z/VSE V4.3 compatibility with PTFs (ends 10/31/14)</td>
</tr>
<tr>
<td>z/TPF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>V1.1 compatibility</td>
</tr>
</tbody>
</table>
THANK YOU

Session 15806
Please complete session evaluations
Technical Backup Charts
zEC12 and zBX Model 3 New GA2 Functions and Features

**Processor, Memory, RAS**
- LPAR absolute physical capacity setting

**Ensemble, Platform Management**
- Unified Resource Manager support for ensembles with zEC12, zBC12, zBX Model 3, z196, z114, and zBX Model 2
- Unified Resource Manager enhancements including KVM hypervisor “c groups” exploitation for virtual servers on System x and Ensemble Availability Manager (EAM) monitoring, error analysis, and CPU share policy goal management
- Refreshed LIC for zBX TOR switches, BladeCenter modules, and Blades
- Upgraded POWER7 and System x blade Hypervisor Levels
- Continued incremental improvements

**Parallel Sysplex, Security, I/O**
- IBM zEnterprise Data Compression (zEDC): zEDC Express feature
- 10 GbE Converged Ethernet (CE) with Remote Direct Memory Access (RDMA) support: 10 GbE RoCE Express feature
- Integrated firmware processor (IFP) for zEDC Express and 10GbE RoCE Express Support Functions
- FICON – 24k devices per channel
- OSA-Express5S 10 GbE, GbE, and 1000BASE-T with SFP transceivers
- Security: Crypto PKCS 11 (EP11) mode stage 2 and CCA 4.4 enhancements
- Trusted Key Entry (TKE) 7.3 firmware
- CFCC Level 19 – Thin Interrupt Support to enable production use of shared logical processors in some cases
- CFCC Level 19 – MQ Shared Queue overflow Flash Express Exploitation
- STP – Improved SE time accuracy

**Upgradeable from z10 EC and z196**
# zBC12 Offering Plan Content Summary

<table>
<thead>
<tr>
<th>Machine Type 2828</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 Models – H06, H13</td>
</tr>
<tr>
<td>Single frame, air cooled</td>
</tr>
<tr>
<td>Non-raised floor option available</td>
</tr>
<tr>
<td>Overhead Cabling and DC Power Options</td>
</tr>
</tbody>
</table>

## Base Content

### Processors
13 available PUs
- Up to 6 CPs at 26 capacity points, 50 to 4958 MIPS
- zIIP/zAAP/IFL/ICF/IFP (integrated firmware processor)
- Up to the equivalent of 8733 MIPS with 13 IFL’s
- Uni-Processor Capacity 1064 MIPS
- 9 PU cores (using 4 and 5 core PU SCMs) per drawer (One for H06 and two for H13)
- 2 SAPs per system, standard
- 2 spares designated for Model H13

### Memory
- System minimum = 16 GB
- 16 GB HSA separately managed
- RAIM standard
- Maximum 496 GB (model H13)
- Increments of 8 or 32 GB

### I/O
- Up to 8 Legacy Channel Cards (16 via RPQ)
- Up to 64 PCIe Channel Cards
- Concurrent Add, Remove & Replace of IO drawers

### Coupling
- Up to 16 12x PSIFB ports (model H13)
- Up to 32 1x PSIFB ports (model H13)

## Extended Content

### From zEC12 GA1:
- Crypto Express4S
- IBM zAware
- Flash Express

### IO enhancements
- zEDC Express
- 10GbE RoCE Express
- OSA-Express5S

### Unified Resource Manager Enhancements
- CPU management for System x blades support
- Ensemble Availability Manager

### Security Enhancements
- Crypto EP11 enhancements

### Coupling Facility Enhancements
- CFCC Flash Exploitation
- Coupling Thin Interrupts

### Migration
- Disruptive upgrade from H06 to H13
- Upgrades from z10 BC and z114
- Upgrades to zEC12 H20, radiator-based air cooled only, from zBC12 H13
### IBM System z Business Class Configuration Comparisons

<table>
<thead>
<tr>
<th>Feature</th>
<th>z10 BC™ E10</th>
<th>z114 M05</th>
<th>z114 M10</th>
<th>zBC12 H06</th>
<th>zBC12 H13</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Uniprocessor Performance</strong></td>
<td>673 MIPS</td>
<td>782 MIPS</td>
<td></td>
<td>1064 MIPS</td>
<td></td>
</tr>
<tr>
<td><strong>z/OS Capacity</strong></td>
<td>26-2760 MIPS</td>
<td>26 - 3139 MIPS</td>
<td></td>
<td>50 – 4958 MIPS</td>
<td></td>
</tr>
<tr>
<td><strong>Total System Memory</strong></td>
<td>248 GB</td>
<td>120 GB</td>
<td>248 GB</td>
<td>240 GB</td>
<td>496 GB</td>
</tr>
<tr>
<td><strong>Configurable Engines</strong></td>
<td>10</td>
<td>5</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Configurable CPs</strong></td>
<td>0-5</td>
<td>0-5</td>
<td></td>
<td></td>
<td>0 – 6</td>
</tr>
<tr>
<td><strong>LPARS/LCSS</strong></td>
<td>30/2</td>
<td>30/2</td>
<td></td>
<td></td>
<td>30/2</td>
</tr>
<tr>
<td><strong>HiperSockets</strong></td>
<td>16</td>
<td>32</td>
<td></td>
<td></td>
<td>32</td>
</tr>
<tr>
<td><strong>I/O drawers</strong></td>
<td>Up to 4</td>
<td>Up to 3</td>
<td>Up to 3</td>
<td></td>
<td>Up to 3(1)</td>
</tr>
<tr>
<td><strong>I/O slots per I/O drawers/ PCIe</strong></td>
<td>8</td>
<td>8/32</td>
<td></td>
<td>8/32(2)</td>
<td></td>
</tr>
<tr>
<td><strong>FICON® Channels</strong></td>
<td>128</td>
<td>128</td>
<td></td>
<td></td>
<td>128(3)</td>
</tr>
<tr>
<td><strong>OSA Ports</strong></td>
<td>96</td>
<td>96</td>
<td></td>
<td></td>
<td>96</td>
</tr>
<tr>
<td><strong>ESCON® Channels</strong></td>
<td>480</td>
<td>240</td>
<td></td>
<td></td>
<td>0(4)</td>
</tr>
<tr>
<td><strong>IFB host bus Bandwidth</strong></td>
<td>6.0 GB/sec(IFB)</td>
<td>6.0 GB/sec (IFB)</td>
<td>6.0 GB/sec (IFB)</td>
<td>6.0 GB/sec (IFB)</td>
<td>0(5)/32/8 -16(6)</td>
</tr>
<tr>
<td><strong>PCle Gen2 Bandwidth</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0(5)/32/16 -32(7)</td>
</tr>
<tr>
<td><strong>ICB-4/ISC-3®/PSIFB</strong></td>
<td>12/48/12</td>
<td>0/48/8 -16</td>
<td>0/48/16 -32</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>zIIP/zAAP Maximum Qty</strong></td>
<td>5</td>
<td>2</td>
<td>5</td>
<td>Depends on CPs</td>
<td></td>
</tr>
<tr>
<td><strong>IFL Maximum Qty</strong></td>
<td>10</td>
<td>10</td>
<td></td>
<td>6</td>
<td>13</td>
</tr>
<tr>
<td><strong>ICF Maximum Qty</strong></td>
<td>10</td>
<td>5</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Capacity Settings</strong></td>
<td>130</td>
<td>130</td>
<td>130</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Upgradeable</strong></td>
<td>Upgrade to z114 or zBC12</td>
<td>Upgrade to zBC12 H06, H13</td>
<td>Upgrade to zBC12 H06, H13</td>
<td>Upgrade H06 to H13, H13 to zEC12 Model H20</td>
<td>Upgrade H06 to H13, H13 to zEC12 Model H20</td>
</tr>
</tbody>
</table>

(1) Radiator-based air cooled only
(2) PCIe Gen2 Bandwidth 8/32
(3) FICON® Channels BCA 128
(4) ESCON® Channels BCA 0
(5) IIFB host bus Bandwidth 0/32/8 -16
(6) PCIe Gen2 Bandwidth 0/32/16 -32
(7) IIFB host bus Bandwidth "32" (not shown)
Notes for Configuration comparisons chart

(1) Up to 3 drawers standard, a combination of I/O drawers and PCIe I/O drawers as defined

<table>
<thead>
<tr>
<th></th>
<th>H06</th>
<th>H13</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O drawer</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>PCIe I/O drawer</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>I/O drawer</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>PCIe I/O drawer</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>I/O drawer</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>PCIe I/O drawer</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>I/O drawer</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>PCIe I/O drawer</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>I/O drawer</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>PCIe I/O drawer</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>I/O drawer</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PCIe I/O drawer</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

* 2\textsuperscript{nd} I/O drawer offered via an RPQ

(2) 28 slots per I/O cage, 8 card slots per I/O drawer, 32 per PCIe I/O drawer
(3) FICON count is based on 2 PCIe I/O drawers (z114/zBC12 or 4 I/O drawers (z10 BC)
(4) Quantity of 0 ESCON channels is consistent with Statement of Direction
(5) Quantity of 0 ICB-4 links is consistent with Statements of Direction
(6) 8 ports of 12x IFB, 16 ports of 1x IFB links available on model H06 based on 4 HCA
(7) 16 ports of 12x IFB, 32 ports 1x IFB links available on model H13 based on 8 HCA
(8) ISC-3s. Carry forward only for zBC12/zEC12. Not available for ‘new’ build or migration offerings
## IBM System z Config Comparisons, zBC12 vs. zEC12 Model H20

<table>
<thead>
<tr>
<th>Feature</th>
<th>zBC12 H06</th>
<th>zBC12 H13</th>
<th>zEC12 Model H20</th>
</tr>
</thead>
<tbody>
<tr>
<td>Uniprocessor Performance</td>
<td>1064 MIPS</td>
<td>1514 MIPS</td>
<td></td>
</tr>
<tr>
<td>z/OS Capacity</td>
<td>50 – 4958 MIPS</td>
<td>240 – 21380 MIPS</td>
<td></td>
</tr>
<tr>
<td>Maximum System Memory</td>
<td>240 GB</td>
<td>496 GB</td>
<td>704 GB</td>
</tr>
<tr>
<td>Configurable Engines</td>
<td>6</td>
<td>13</td>
<td>20</td>
</tr>
<tr>
<td>Configurable CPs</td>
<td>0 – 6</td>
<td>0 - 20</td>
<td></td>
</tr>
<tr>
<td>LPARS/CSS</td>
<td>30/2</td>
<td>60/4</td>
<td></td>
</tr>
<tr>
<td>HiperSockets</td>
<td>32</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>I/O Cages/ I/O drawers/ PCIe I/O drawers</td>
<td>0/2*/2</td>
<td>0/2*/2</td>
<td>1/2/5</td>
</tr>
<tr>
<td>I/O slots per Cage/ I/O drawers/ PCIe I/O drawers</td>
<td>0/8/32</td>
<td>28/8/32</td>
<td></td>
</tr>
<tr>
<td>FICON&lt;sup&gt;®&lt;/sup&gt; Channels</td>
<td>128(3)</td>
<td>256</td>
<td></td>
</tr>
<tr>
<td>OSA Ports (10Gbe/1Gbe/1000BASE-T)</td>
<td>48/96/96</td>
<td>48/96/96</td>
<td></td>
</tr>
<tr>
<td>ESCON&lt;sup&gt;®&lt;/sup&gt; Channels</td>
<td>0(4)</td>
<td>0(4)</td>
<td></td>
</tr>
<tr>
<td>IFB host bus Bandwidth</td>
<td>6.0 GB/sec (IFB)</td>
<td>6.0 GB/sec</td>
<td></td>
</tr>
<tr>
<td>PCIe Gen2 Bandwidth</td>
<td>8.0 GB/sec (PCIe)</td>
<td>8.0 GB/sec</td>
<td></td>
</tr>
<tr>
<td>ICB-4/ISC-3&lt;sup&gt;(6)&lt;/sup&gt;/PSIFB</td>
<td>0(5)/32/16 - 32(7)</td>
<td>0(5)/48/16 - 32</td>
<td></td>
</tr>
<tr>
<td>zIIP/zAAP Maximum Qty</td>
<td>Depends on CPs</td>
<td>Depends on CPs</td>
<td>Depends on CPs</td>
</tr>
<tr>
<td>IFL Maximum Qty</td>
<td>6</td>
<td>13</td>
<td>20</td>
</tr>
<tr>
<td>(4518 MIPS)</td>
<td>(8199 MIPS)</td>
<td>(21380 MIPS)</td>
<td></td>
</tr>
<tr>
<td>ICF Maximum Qty</td>
<td>6</td>
<td>13</td>
<td>20</td>
</tr>
<tr>
<td>Capacity Settings</td>
<td>156</td>
<td>156</td>
<td>80</td>
</tr>
<tr>
<td>Upgradeable</td>
<td>Upgrade H06 to H13, H13 to zEC12 Model H20 (Radiator cooled only)</td>
<td>zEC12 H43, H66, H89, HA1 Radiator and Water Cooled</td>
<td></td>
</tr>
</tbody>
</table>
• Coprocessor dedicated to each core (Was shared by two cores on z196, z114)
  – Independent compression engine
  – Independent cryptographic engine
  – Available to any processor type
  – Owning processor is busy when its coprocessor is busy

• Data compression/expansion engine
  – Static dictionary compression and expansion

• CP Assist for Cryptographic Function
  ▪ DES (DEA, TDEA2, TDEA3)
    – SHA-1 (160 bit)
    – SHA-2 (244, 256, 384, 512 bit)
  ▪ AES (128, 192, 256 bit)
  ▪ CPACF FC #3863 (No Charge) is required to enable some functions and is also required to support Crypto Express4S or Crypto Express3 features
### zBC12 and zEC12 Memory DIMMs and Plugging

**zBC12 Memory Plugging**
- Ten DIMM slots per drawer supported by two memory controllers with five slots each
- All slots in a drawer must be populated
- Within a drawer all ten slots must be populated with the same size DIMM
- On the Model H13, the two processor drawers can be populated with different DIMM sizes

**zEC12 Memory Plugging**
- Thirty DIMM slots per book supported by three memory controllers with ten slots each
- Within a book all populated slots must have the same size DIMM
- At least ten DIMM slots in each book must be populated
- After the first ten, DIMM slots are populated five at a time

**Maximum Client Memory Available**
- Remember RAIM – 20% of DIMM memory is used only for error recovery
- Subtract HSA (zBC12 16 GB, zEC12 32GB) from addressable memory size and round down to an offered memory size

<table>
<thead>
<tr>
<th>DIMM Size</th>
<th>zBC12 Feature (5 DIMMs) RAIM and Addressable Size</th>
<th>zEC12 Feature (5 DIMMs) RAIM and Addressable Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 GB</td>
<td>#1600 = 20 GB RAIM, 16 GB Addressable Memory</td>
<td>#1614 = 20 GB RAIM, 16 GB Addressable Memory</td>
</tr>
<tr>
<td>8 GB</td>
<td>#1601 = 40 GB RAIM, 32 GB Addressable Memory</td>
<td>Not supported, no feature</td>
</tr>
<tr>
<td>16 GB</td>
<td>#1603 = 80 GB RAIM, 64 GB Addressable Memory</td>
<td>#1615 = 80 GB RAIM, 64 GB Addressable Memory</td>
</tr>
<tr>
<td>32 GB</td>
<td>#1609 = 160 GB RAIM, 128 GB Addressable Memory</td>
<td>#1618 = 160 GB RAIM, 128 GB Addressable Memory</td>
</tr>
</tbody>
</table>
LPAR Absolute Physical Capacity Setting
LPAR Absolute Physical Capacity Limit (Image Profile)

- Physical capacity limited for shared logical processors with a granularity of 0.01 processor, 50% of a CP in this case
- Operating System Support
  - z/OS V1.12 or later with PTFs
  - z/VM V6.3 with PTFs
Putting zEnterprise System to the Task

*Use the smarter solution to improve your application design*
I/O and Coupling Overview
Removal of Support for ESCON (July 12, 2011 Statement of Direction) – FULFILLED

- The IBM zEnterprise 196 and the IBM zEnterprise 114 will be **the last System z servers to support ESCON channels**: IBM plans not to offer ESCON channels as an orderable feature on future System z servers. In addition, ESCON channels **cannot be carried forward** on an upgrade to such follow-on servers. This plan applies to channel path identifier (CHPID) types CNC, CTC, CVC, and CBY and to featured 2323 and 2324. System z customers should continue migrating from ESCON to FICON. Alternate solutions are available for connectivity to ESCON devices. IBM Global Technology Services offers an ESCON to FICON Migration solution, Offering ID #6948-97D, to help simplify and manage an all FICON environment with continued connectivity to ESCON devices if required.

- Notes:
  - For z196, this new Statement of Direction restates the SOD in Announcement letter 111-112 of **February 15, 2011**. It also confirms the SOD in Announcement letter 109-230 of **April 28, 2009** that “ESCON Channels will be phased out.”
# zEC12 I/O Feature Cards at GA2

<table>
<thead>
<tr>
<th>Features</th>
<th>Offered As</th>
<th>Maximum # of features</th>
<th>Maximum channels/adapters</th>
<th>Increments per feature</th>
<th>Purchase increments</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FICON</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FICON Express8S</td>
<td>NB</td>
<td>160</td>
<td>320 channels</td>
<td>2 ports/channels</td>
<td>2 channels</td>
</tr>
<tr>
<td>FICON Express8</td>
<td>CF¹</td>
<td>44</td>
<td>176 channels</td>
<td>4 ports/channels</td>
<td>CF Only</td>
</tr>
<tr>
<td>FICON Express4 10km LX, SX</td>
<td>CF¹</td>
<td>44</td>
<td>176 channels</td>
<td>4 or 2 ports/channels</td>
<td>CF Only</td>
</tr>
<tr>
<td><strong>ISC-3 Coupling</strong></td>
<td>CF¹</td>
<td>12</td>
<td>48 links</td>
<td>1, 2, 3 or 4 links</td>
<td>CF Only</td>
</tr>
<tr>
<td><strong>OSA-Express</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OSA-Express5S⁴</td>
<td>NB</td>
<td>48</td>
<td>96 ports</td>
<td>1 (10 GbE) or 2 ports</td>
<td>1 feature/channel</td>
</tr>
<tr>
<td>OSA-Express4S</td>
<td>CF¹</td>
<td>48</td>
<td>96 ports</td>
<td>1 (10 GbE) or 2 ports</td>
<td>CF Only</td>
</tr>
<tr>
<td>OSA-Express3</td>
<td>CF¹</td>
<td>24</td>
<td>96 ports</td>
<td>2 (10 GbE) / 4 ports</td>
<td>CF Only</td>
</tr>
<tr>
<td><strong>Crypto</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Crypto Express4S⁴</td>
<td>NB</td>
<td>16</td>
<td>16 coprocessors</td>
<td>1 coprocessor</td>
<td>1 feature²</td>
</tr>
<tr>
<td>Crypto Express3***</td>
<td>CF¹</td>
<td>8</td>
<td>16 coprocessors</td>
<td>2 coprocessors</td>
<td>CF Only</td>
</tr>
<tr>
<td><strong>Special Purpose</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 GbE RoCE⁴</td>
<td>NB</td>
<td>16</td>
<td>16 usable SR ports</td>
<td>1 usable SR port</td>
<td>1 feature³</td>
</tr>
<tr>
<td>zEDC Express⁴</td>
<td>NB</td>
<td>8</td>
<td>8 coprocessors</td>
<td>1 coprocessor</td>
<td>1 feature³</td>
</tr>
<tr>
<td>Flash Express⁴</td>
<td>NB</td>
<td>8</td>
<td>8 PCIe adapters</td>
<td>1 PCIe adapter</td>
<td>2 features</td>
</tr>
</tbody>
</table>

1. Carry forward ONLY
2. Two coprocessors initially, one thereafter
3. Purchase in pairs recommended
4. New on zEC12 and zBC12

**NB** = New Build
**CF** = Carry Forward
**zBC12 I/O Feature Cards**

<table>
<thead>
<tr>
<th>Features</th>
<th>Offered As</th>
<th>Maximum # of features</th>
<th>Maximum channels/adapters</th>
<th>Increments per feature</th>
<th>Purchase increments</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FICON</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FICON Express8S</td>
<td>NB</td>
<td>64</td>
<td>128 channels</td>
<td>2 ports/channels</td>
<td>2 channels</td>
</tr>
<tr>
<td>FICON Express8</td>
<td>CF</td>
<td>8, 16 RPQ*</td>
<td>64 channels</td>
<td>4 ports/channels</td>
<td>CF Only</td>
</tr>
<tr>
<td>FICON Express4 10km LX, SX</td>
<td>CF</td>
<td>8, 16 RPQ*</td>
<td>64 channels</td>
<td>4/2 ports/channels</td>
<td>CF Only</td>
</tr>
<tr>
<td><strong>ISC-3 Coupling</strong></td>
<td>CF</td>
<td>8, 12 RPQ*</td>
<td>48 links</td>
<td>1, 2, 3 or 4 links</td>
<td>CF Only</td>
</tr>
<tr>
<td><strong>OSA-Express</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OSA-Express5S4</td>
<td>NB</td>
<td>48</td>
<td>96 ports</td>
<td>1 (10 GbE) or 2 SFPs</td>
<td>1 feature/channel</td>
</tr>
<tr>
<td>OSA-Express4S</td>
<td>CF</td>
<td>48</td>
<td>96 ports</td>
<td>1 (10 GbE) or 2 ports</td>
<td>CF Only</td>
</tr>
<tr>
<td>OSA-Express3</td>
<td>CF</td>
<td>8, 16 RPQ*</td>
<td>64 ports</td>
<td>2 (10 GbE) / 4 ports</td>
<td>CF Only</td>
</tr>
<tr>
<td><strong>Crypto</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Crypto Express4S4</td>
<td>NB</td>
<td>16</td>
<td>16 coprocessors</td>
<td>1 coprocessor</td>
<td>1 feature²</td>
</tr>
<tr>
<td>Crypto Express3</td>
<td>CF</td>
<td>8</td>
<td>16 coprocessors</td>
<td>2/1 coprocessors</td>
<td>CF Only</td>
</tr>
<tr>
<td><strong>Special Purpose</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 GbE RoCE4</td>
<td>NB</td>
<td>16</td>
<td>16 usable SR ports</td>
<td>1 usable SR port</td>
<td>1 feature³</td>
</tr>
<tr>
<td>zEDC Express4</td>
<td>NB</td>
<td>8</td>
<td>8 coprocessors</td>
<td>1 coprocessor</td>
<td>1 feature³</td>
</tr>
<tr>
<td>Flash Express4</td>
<td>NB</td>
<td>8</td>
<td>8 PCIe adapters</td>
<td>1 PCIe adapter</td>
<td>2 features</td>
</tr>
</tbody>
</table>

1. Carry forward ONLY
2. Two coprocessors initially, one thereafter
3. Purchase in pairs recommended
4. New on zEC12 and zBC12

* RPQ 8P2733 Limits the maximum number of PCIe I/O features to 32

**NB** = New Build

**CF** = Carry Forward
### System z – Maximum Coupling Links and CHPIDs

<table>
<thead>
<tr>
<th>Server</th>
<th>1x IFB (HCA3-O LR)</th>
<th>12x IFB-IFB3 (HCA3-O)</th>
<th>1x IFB (HCA2-O LR)</th>
<th>12x IFB (HCA2-O)</th>
<th>IC</th>
<th>ICB-4</th>
<th>ISC-3</th>
<th>Maximum External Links</th>
<th>Maximum Coupling CHPIDs</th>
</tr>
</thead>
<tbody>
<tr>
<td>zEC12</td>
<td>64 H20 – 32*</td>
<td>32</td>
<td>32 (4)</td>
<td>32 (4)</td>
<td>32</td>
<td>N/A</td>
<td>48 (4)</td>
<td>112 (1) H20 – 72* (2)</td>
<td>128</td>
</tr>
<tr>
<td></td>
<td>H43 – 64*</td>
<td>H20 – 16*</td>
<td>H20 – 16*</td>
<td>H20 – 16*</td>
<td></td>
<td></td>
<td></td>
<td>H43 – 104* (1)</td>
<td></td>
</tr>
<tr>
<td>zBC12</td>
<td>H13 – 32*</td>
<td>H13 – 16*</td>
<td>H13 – 16*</td>
<td>H13 – 16*</td>
<td>32</td>
<td>N/A</td>
<td>48 (4)</td>
<td>H13 – 72* (2)</td>
<td>128</td>
</tr>
<tr>
<td></td>
<td>H06 – 16*</td>
<td>H06 – 8*</td>
<td>H06 – 8*</td>
<td>H06 – 8*</td>
<td></td>
<td></td>
<td></td>
<td>H06 – 56* (3)</td>
<td></td>
</tr>
<tr>
<td>z196</td>
<td>48 M15 – 32*</td>
<td>32</td>
<td>32</td>
<td>32</td>
<td>32</td>
<td>N/A</td>
<td>48</td>
<td>104 (1) M15 – 72* (2)</td>
<td>128</td>
</tr>
<tr>
<td>z114</td>
<td>M10 – 32*</td>
<td>M10 – 16*</td>
<td>M10 – 12*</td>
<td>M10 – 16*</td>
<td>32</td>
<td>N/A</td>
<td>48</td>
<td>M10 – 72* (2)</td>
<td>128</td>
</tr>
<tr>
<td></td>
<td>M05 – 16*</td>
<td>M05 – 8*</td>
<td>M05 – 8*</td>
<td>M05 – 8*</td>
<td></td>
<td></td>
<td></td>
<td>M05 – 56* (3)</td>
<td></td>
</tr>
<tr>
<td>z10 EC</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>32</td>
<td>16</td>
<td>48</td>
<td></td>
<td>64</td>
</tr>
<tr>
<td></td>
<td></td>
<td>E12 – 16*</td>
<td>E12 – 16*</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(32/RPQ)</td>
<td>64</td>
</tr>
<tr>
<td>z10 BC</td>
<td>N/A</td>
<td>N/A</td>
<td>12</td>
<td>12</td>
<td>32</td>
<td>12</td>
<td>48</td>
<td></td>
<td>64</td>
</tr>
</tbody>
</table>

* Uses all available fanout slots. Allows no other I/O or coupling.

1. A zEC12 H66, H89 or HA1 supports a maximum 112 extended distance links (64 1x IFB and 48 ISC-3) with no 12x IFB links
   A zEC12 H43 supports a maximum 104 extended distance links (56 1x IFB and 48 ISC-3) with no 12x IFB links or other I/O.
   A zEC12 H20 or z196 M15 supports a maximum 72 extended distance links (24 1x IFB and 48 ISC-3) with no 12x IFB links or other I/O.
   A z196 M49, M66 or M80 supports a maximum of 96 extended distance links (48 1x IFB and 48 ISC-3) with 8 12x IFB links.
   A z196 M32 supports a maximum of 96 extended distance links (48 1x IFB and 48 ISC-3) with 4 12x IFB links and no other I/O.
2. A zEC12 H20, zBC12 H13, z196 M15 or z114 M10 support a maximum of 72 extended distance links (24 1x IFB and 48 ISC-3) with no 12x IFB links or other I/O.
3. zBC12 H06 or z114 M05 supports a maximum of 56 extended distance links (8 1x IFB and 48 ISC-3) with no 12x IFB links or I/O.
4. zEC12 H20 and H43 and zBC12 H06 and H13 support ISC-3, HCA2-O and HCA2-O LR as carry forward only, not on new build.
   A zEC12 H89 and HA1 (only) support ISC-3 as carry forward and on new-build by RPQ when 16 PSIFB fanout features are also configured.
zEC12 Improved N+1 Radiator-based Air Cooling

- Closed loop water cooling N+1 pump system replaces modular refrigeration units (MRUs) used for air cooling in z196 and z10 EC
  - No connection to chilled water required
  - Fits in same space as z196 MRUs
  - Water added to the closed loop system during installation
  - New “Fill and Drain Tool” used by BOTH radiator cooled and water cooled zEC12

- Normal operation design:
  - Heat removed by water circulating to the radiator
  - Fans exhaust heat from the radiator to room air

- Radiator Cooled backup operation design
  - N+1 pump/blower failure: Cooling maintained by closed loop water system without “cycle steering” slow down. Concurrent repair.

- Improved Water Cooled backup operation design
  - Water cooling system failure: Cooling maintained by backup fans as in the z196 air cooled option with MRUs. “Cycle steering” slow down if needed to maintain operation. Concurrent repair
zEC12 Fill and Drain Tool (FDT)

System Fill Procedure

- Driven through Repair & Verify on SE
- 15-20 minute procedure
- Initial setup includes:
  - Starting R&V
  - Gathering FDT and BTA water solution
  - Plugging FDT into bulk power port on system

Approximate FDT unit dimensions:
- 35 inches from floor to top of handle
- 30 inches long
- 22 inches wide
zBC12 and zEC12 GA2 Summary
# zEC12 GA Functional Comparison to z196

**Processor / Memory**
- **Uniprocessor Performance**: Up to 25% performance improvement over z196 uniprocessor
- **System Capacity**: Up to 50% system capacity performance improvement over z196 80-way
- **Processor Design**: New 5.5 GHz processor chip versus 5.2 GHz
- **Models**: Five models with up to 4 books (z196 had five models)
- **Processing cores**: Up to 101 cores to configure, up to 80 on z196
- **Granular Capacity**: Up to 161 capacity settings versus 125 on the z196
- **Memory**: Up to 3 TB RAIM memory (same as z196)
- **Fixed HSA**: Up to 32 GB fixed HSA versus z196 has 16 GB fixed HSA

**Virtualization and Alternative Processors**
- **Virtualization**: zEnterprise Unified Resource Manager provides virtualization management for blades installed in the zBX Mod 003.
- **zEnterprise BladeCenter Extension (zBX)**: zEnterprise Unified Resource Manager has “resource workload awareness” where hybrid resources can be managed and optimized across the zEnterprise.
- **zEnterprise System**: zEnterprise System is a truly integrated hardware platform that is able to span and intelligently manage resources across mainframe and distributed technologies – including select POWER7 and IBM System x blades
- **Supported optimizer**: IBM WebSphere DataPower XI50 in the zBX Mod 003.
- **zBX Model 003**: (versus zBX Model 002 which attaches to z196)

**Connectivity**
- **HiperSockets™**: Both zEC12 and z196 support of 32 HiperSockets
- **FICON**: PCIe I/O infrastructure with FICON Express8S and OSA-Express4S adapters including new OSA-Express4S 1000BASE-T
- **I/O subsystem**: Industry standard 8 GBps PCI Express for I/O to provide both high speed connectivity and high bandwidth
- **Internal I/O Bandwidth**: Parallel Sysplex Coupling with HCA3 DDR InfiniBand Coupling Links up to 6 GBps
- **Coupling**: Crypto Express4S enhanced with new FIPS 140-2 Level 4 cert and PKCS#11 support
- **Cryptography**: Elliptic Curve Cryptography (ECC)

**RAS**
- **RAS Focus**: New IBM zAware offers high speed analytics facilitates the ability to consume large quantities of message logs for smarter monitoring
- **Availability**: zEC12 offers advanced memory enhancements (RAIM) and advanced power and thermal optimization and management that can help to control heat / improve RAS
- **New PCIe Flash Express on zEC12**: to handle paging workload spikes and improve availability – not available on z196

**Environmentals**
- **Energy**: Power Save modes for the processor
- **Cooling**: New improved integrated cooling system
- **Optional Non Raised Floor and overhead cabling options for both I/O and (New!) Power**
- **Optional water cooling and DC power**
## IBM System z Business Class Configuration Comparisons

<table>
<thead>
<tr>
<th>Feature</th>
<th>z10 BC™ E10</th>
<th>z114 M05</th>
<th>z114 M10</th>
<th>zBC12 H06</th>
<th>zBC12 H13</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Uniprocessor Performance</strong></td>
<td>673 MIPS</td>
<td>782 MIPS</td>
<td></td>
<td>1064 MIPS</td>
<td></td>
</tr>
<tr>
<td><strong>z/OS Capacity</strong></td>
<td>26-2760 MIPS</td>
<td></td>
<td>26 - 3139 MIPS</td>
<td>50 – 4958 MIPS</td>
<td></td>
</tr>
<tr>
<td><strong>Total System Memory</strong></td>
<td>248 GB</td>
<td>120 GB</td>
<td>248 GB</td>
<td>240 GB</td>
<td>496 GB</td>
</tr>
<tr>
<td><strong>Configurable Engines</strong></td>
<td>10</td>
<td>5</td>
<td>10</td>
<td>6</td>
<td>13</td>
</tr>
<tr>
<td><strong>Configurable CPs</strong></td>
<td>0-5</td>
<td>0-5</td>
<td></td>
<td>0 – 6</td>
<td></td>
</tr>
<tr>
<td><strong>LPARS/LCSS</strong></td>
<td>30/2</td>
<td>30/2</td>
<td></td>
<td>30/2</td>
<td></td>
</tr>
<tr>
<td><strong>HiperSockets</strong></td>
<td>16</td>
<td>32</td>
<td></td>
<td>32</td>
<td></td>
</tr>
<tr>
<td><strong>I/O drawers</strong></td>
<td>Up to 4</td>
<td>Up to 3</td>
<td>Up to 3</td>
<td>Up to 3(1)</td>
<td>Up to 3(1)</td>
</tr>
<tr>
<td><strong>I/O slots per I/O drawers/ PCIe</strong></td>
<td>8</td>
<td>8/32</td>
<td></td>
<td>8/32(2)</td>
<td></td>
</tr>
<tr>
<td><strong>FICON® Channels</strong></td>
<td>128</td>
<td>128</td>
<td></td>
<td>128(3)</td>
<td></td>
</tr>
<tr>
<td><strong>OSA Ports</strong></td>
<td>96</td>
<td>96</td>
<td></td>
<td>96</td>
<td></td>
</tr>
<tr>
<td><strong>ESCON® Channels</strong></td>
<td>480</td>
<td></td>
<td></td>
<td></td>
<td>0(4)</td>
</tr>
<tr>
<td><strong>IFB host bus Bandwidth</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCIe Gen2 Bandwidth</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IFB</td>
<td>6.0 GB/sec (IFB)</td>
<td></td>
<td></td>
<td>6.0 GB/sec (IFB)</td>
<td></td>
</tr>
<tr>
<td>PCIe</td>
<td>8.0 GB/sec (PCle)</td>
<td></td>
<td></td>
<td>8.0 GB/sec (PCle)</td>
<td></td>
</tr>
<tr>
<td>ICB-4/ISC-3(6)/PSIFB</td>
<td>12/48/12</td>
<td>0/48/8 -16</td>
<td>0/48/16 -32</td>
<td>0(5)/32/8 -16(8)</td>
<td>0(5)/32/16 -32(7)</td>
</tr>
<tr>
<td>zIIP/zAAP Maximum Qty</td>
<td>5</td>
<td>2</td>
<td>5</td>
<td>3</td>
<td>6</td>
</tr>
<tr>
<td>IFL Maximum Qty</td>
<td>10</td>
<td>5</td>
<td>(3139 MIPS)</td>
<td>6</td>
<td>13</td>
</tr>
<tr>
<td>ICF Maximum Qty</td>
<td>10</td>
<td>5</td>
<td>(5390 MIPS)</td>
<td>6</td>
<td>13</td>
</tr>
<tr>
<td>Capacity Settings</td>
<td>130</td>
<td>130</td>
<td>130</td>
<td>156</td>
<td>156</td>
</tr>
<tr>
<td><strong>Upgradeable</strong></td>
<td>Upgrade to z114 or zBC12</td>
<td>Upgrade to zBC12 H06, H13</td>
<td>Upgrade to zBC12 H06, H13</td>
<td>Upgrade H06 to H13, H13 to zEC12 Model H20 (Radiator-based air cooled only)</td>
<td></td>
</tr>
</tbody>
</table>
Notes for Configuration comparisons chart

(1) Up to 3 drawers standard, a combination of I/O drawers and PCIe I/O drawers as defined

<table>
<thead>
<tr>
<th></th>
<th>H06</th>
<th>H13</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>I/O drawer</td>
<td>PCIe I/O drawer</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2*</td>
<td>0</td>
<td>2*</td>
</tr>
<tr>
<td>2*</td>
<td>1</td>
<td>2*</td>
</tr>
</tbody>
</table>

* 2nd I/O drawer offered via an RPQ

(2) 28 slots per I/O cage, 8 card slots per I/O drawer, 32 per PCIe I/O drawer
(3) FICON count is based on 2 PCIe I/O drawers (z114/zBC12 or 4 I/O drawers (z10 BC)
(4) Quantity of 0 ESCON channels is consistent with Statement of Direction
(5) Quantity of 0 ICB-4 links is consistent with Statements of Direction
(6) 8 ports of 12x IFB, 16 ports of 1x IFB links available on model H06 based on 4 HCA
(7) 16 ports of 12x IFB, 32 ports 1x IFB links available on model H13 based on 8 HCA
(8) ISC-3s. Carry forward only for zBC12/zEC12. Not available for ‘new’ build or migration offerings
<table>
<thead>
<tr>
<th>IBM System z Config Comparisons, zBC12 vs. zEC12 Model H20</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>IBM zEnterprise EC12 and BC12 Update</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>Table</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>zBC12 H06</strong></td>
</tr>
<tr>
<td>Uniprocessor Performance</td>
</tr>
<tr>
<td>z/OS Capacity</td>
</tr>
<tr>
<td>Maximum System Memory</td>
</tr>
<tr>
<td>Configurable Engines</td>
</tr>
<tr>
<td>Configurable CPs</td>
</tr>
<tr>
<td>LPARS/CSS</td>
</tr>
<tr>
<td>HiperSockets</td>
</tr>
<tr>
<td>I/O Cages/ I/O drawers/ PCIe I/O drawers</td>
</tr>
<tr>
<td>I/O slots per Cage/ I/O drawers/ PCIe I/O drawers</td>
</tr>
<tr>
<td>FICON® Channels</td>
</tr>
<tr>
<td>OSA Ports (10GbE/1GbE/1000BASE-T)</td>
</tr>
<tr>
<td>ESCON® Channels</td>
</tr>
<tr>
<td>IFB host bus Bandwidth</td>
</tr>
<tr>
<td>PCIe Gen2 Bandwidth</td>
</tr>
<tr>
<td>ICB-4/ISC-3(6)/PSIFB</td>
</tr>
<tr>
<td>zIIP/zAAP Maximum Qty</td>
</tr>
<tr>
<td>IFL Maximum Qty</td>
</tr>
<tr>
<td>ICF Maximum Qty</td>
</tr>
<tr>
<td>Capacity Settings</td>
</tr>
<tr>
<td>Upgradeable</td>
</tr>
</tbody>
</table>

See previous chart for foot notes
Last Slide