

z/Architecture



Reference Summary

z/Architecture



Reference Summary

| Eighth Edition (September, 2012)

This revision differs from the previous edition by containing instructions related to the facilities marked by a bar under "Facility" in "Preface" and minor corrections and clarifications. Changes are indicated by a bar in the margin.

References in this publication to IBM® products, programs, or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM program product in this publication is not intended to state or imply that only IBM's program product may be used. Any functionally equivalent program may be used instead.

Additional copies of this and other IBM publications may be ordered or downloaded from the IBM publications web site at <http://www.ibm.com/support/documentation>.

Please direct any comments on the contents of this publication to:

IBM Corporation
Department E57
2455 South Road
Poughkeepsie, NY
12601-5400
USA

IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

© Copyright International Business Machines Corporation 2001-2012. All rights reserved.

US Government Users Restricted Rights — Use, duplication, or disclosure restricted by GSA ADP Schedule Contract with IBM Corp.

Preface

This publication is intended primarily for use by z/Architecture™ assembler-language application programmers. It contains basic machine information summarized from the *IBM z/Architecture Principles of Operation*, SA22-7832, about the zSeries™ processors. It also contains frequently used information from *IBM ESA/390 Common I/O-Device Commands and Self Description*, SA22-7204, *IBM System/370 Extended Architecture Interpretive Execution*, SA22-7095, and *IBM High Level Assembler for z/OS, z/VM & z/VSE Language Reference*, SC26-4940. This publication will be updated from time to time. However, the above publications and others cited in this publication are the authoritative reference sources and will be first to reflect changes.

The following instructions may be uninstalled or not available on a particular model:

Facility	Instruction
ASN-and-LX-reuse	EPAIR, ESAIR, PTI, SSAIR
Compare-and-swap-and-store	CSST
Conditional-load/store	LOC, LOCG, LOCGR, LOCR, STOC, STOOG
Configuration-topology	PTF
Constrained-transactional-execution	TBEGINC
DAT-enhancement 1	CSPG, IDTE
DAT-enhancement 2	LPTEA
Decimal-floating-point	ADTR, AXTR, CDGTR, CDSTR, CDTR, CDUTR, CEDTR, CEXTR, CGDTR, CGXTR, CSDTR, CSXTR, CUDTR, CUXTR, CXGTR, CXSTR, CXTR, CXUTR, DDTR, DXTR, EEDTR, EEXTR, ESDTR, ESXTR, FIDTR, FIXTR, IEDTR, IEXTR, KDTR, KXTR, LDETR, LDXTR, LEDTR, LTDTR, LTXTR, LXDTTR, MDTR, MXTR, QADTR, QAXTR, RRDTR, RRXTR, SDTR, SLDT, SLXT, SRDT, SRXT, SXTR, TDCDT, TDCET, TDCXT, TDGDT, TDGET, TDGXT
Decimal-floating-point-rounding	SRNMT
Decimal-floating-point zoned-conversion	CDZT, CXZT, CZDT, CZXT
Distinct-operands	AGHIK, AGRK, AHIK, ALGHSIK, ALGRK, ALHSIK, ALRK, ARK, NGRK, NRK, OGRK, ORK, SGRK, SLAK, SLGRK, SLLK, SLRK, SRAK, SRK, SRLK, XGRK, XRK
Enhanced-DAT 1	PFMF
Enhanced-DAT 2	CRDTE
Execute-extensions	EXRL
Execution-hint	BPP, BPRP, NIAI
Expanded-storage	PGIN, PGOUT
Extended-immediate	AFI, AGFI, ALFI, ALGFI, CFI, CGFI, CLFI, CLGFI, FLOGR, IIHF, IILF, LBR, LGBR, LGHR, LGFI, LHR, LLC, LLCR, LLGCR, LLGHR, LLH, LLHR, LLIHF, LLILF, LT, LTG, NIHF, NILF, OIH, OILF, SLFI, SLGFI, XIHF, XILF
Extended-translation 2	CLCLU, MVCLU, PKA, PKU, TP, TROO, TROT, TRTO, TRTT, UNPKA, UNPKU
Extended-translation 3	CU14, CU24, CU41, CU42, SRSTU, TRTR
Extract-CPU-time	ECTG
Floating-point-extension	ADTRA, AXTRA, CDFBRA, CDFTR, CDGBRA, CDGTRA, CDLFBRA, CDLFTR, CDLGBRA, CDLGBT, CEFBRA, CEGBRA, CELFBRA, CELGBRA, CFDBRA, CFDTR, CFEGBRA, CFXBRA, CFXTR, CGDBRA, CGDTRA, CGEGBRA, CGXBRA, CGXTRA, CLFDBRA, CLFDTR, CLFEBR, CLFXBR, CLFXTR, CLGDBRA, CLGDTR, CLGEBR, CLGXBR, CLGXTR, CXFBRA, CXFTR, CXGBRA, CXGTRA, CXLFBR, CXLFTR, CXLGBRA, CXLGTR, DDTRA, DXTRA, FIDBRA, FIEBRA, FIXBRA, LDXBRA, LEDBRA, LEXBRA, MDTRA, MXTRA, SDTRA, SRNMB, SXTRA
Floating-point-support-sign-handling	CPSDR, LCDFR, LNDFR, LPDFR
FPR-GR-transfer	LDGR, LGDR

Facility	Instruction
General-instructions-extension	ASI, AGSI, ALSI, ALGSI, CRB, CGRB, CRJ, CGRJ, CRT, CGRT, CGH, CHHSI, CHSI, CGHSI, CHRL, CGHRL, CIB, CGIB, CIJ, CGIJ, CIT, CGIT, CLRB, CLGRB, CLRJ, CLGRJ, CLRT, CLGRT, CLHHSI, CLFHSI, CLGHSI, CLIB, CLGIB, CLIJ, CLGIJ, CLFIT, CLGIT, CLRL, CLHRL, CLGRL, CLGHRL, CLGFRL, CRL, CGRL, CGFRL, ECAG, LAEY, LTGF, LHRL, LGHRL, LLHRL, LLGHL, LLGFR, LRL, LGRL, LGFRL, MVHHI, MVHI, MVGHI, MFY, MHY, MSFI, MSGFI, PFD, PFDR, RNSBG, RXSBG, RISBG, ROSBG, STHRL, STRL, STGRL
HFP-multiply-and-add/subtract	MAD, MADR, MAE, MAER, MSD, MSDR, MSE, MSER
HFP-unnormalized extensions	MAY, MAYR, MAYH, MAYHR, MAYL, MAYLR, MY, MYH, MYL, MYR, MYHR, MYLR
High-word	AHHHR, AHHLR, AIH, ALHHHR, ALHHHLR, ALSIH, ALSIHN, BRCTH, CHF, CHHR, CHLR, CIH, CLHF, CLHHR, CLHLR, CLIH, LBH, LHH, LFH, LLCH, LLHH, RISBGH, RISBLG, SHHHR, SHHLR, SLHHHR, SLHHHLR, STCH, STHH, STFH
IEEE-exception-simulation	LFAS, SFASR
Interlocked-access	LAA, LAAG, LAAL, LAALG, LAN, LANG, LAO, LAOG, LAX, LAXG, LPD, LPDG
Load-and-trap	LAT, LFHAT, LGAT, LLGFAT, LLGTAT
Long displacement	AHY, ALY, AY, CDSY, CHY, CLIY, CLMY, CLY, CSY, CVBY, CVDY, CY, ICMY, ICY, LAMY, LAY, LB, LDY, LEY, LGB, LHY, LMY, LRAY, LY, MSY, MVIY, NIY, NY, OIY, OY, SHY, SLY, STAMY, STCMY, STCY, STDY, STEY, STHY, STMY, STY, SY, TMY, XIY, XY
Message-security-assist	KM, KMC, KIMD, KLMD, KMAC
Message-security-assist extension 3	PCKMO
Message-security-assist extension 4	KMCTR, KMF, KMO, PCC
Miscellaneous-general-instructions	CLT, CLGT, RISBGN
Move-with-optional-specifications	MVCOS
Parsing-enhancement	TRTE, TRTRE
Perform-floating-point-operation	PFPO
Population-count	POPCNT
Processor-assist	PPA
Reset-reference-bits-multiple	RRBM
Store-clock fast	STCKF
Store-facility-list extended	STFLE
TOD-clock steering	PTFF
Transactional-execution	ETND, NTSTG, TABORT, TBEGIN, TEND

For information about Enterprise Systems Architecture/390® (ESA/390™) architecture, refer to *IBM Enterprise Systems Architecture/390 Principles of Operation*, SA22-7201, and *IBM Enterprise Systems Architecture/390 Reference Summary*, SA22-7209.

Note: IBM, z/Architecture, zSeries, Enterprise Systems Architecture/390, and ESA/390 are trademarks of the International Business Machines Corporation in the United States, other countries, or both.














Contents

Preface	iii
Contents	v
Machine Instruction Formats	1
Machine Instructions by Mnemonic	5
Machine Instructions by Operation Code.....	23
Condition Codes	28
Assembler Instructions	32
Extended-Mnemonic Instructions for Branch on Condition	33
Extended-Mnemonic Instructions for Relative-Branch Instructions	34
Extended-Mnemonic Suffixes for Compare-and-Branch and	
Compare-and-Trap Instructions	34
Extended-Mnemonic Suffixes for Rotate-Then-Insert/AND/OR/	
XOR-Selected-Bits Instructions	34
CNOP Alignment	35
Summary of Constants	35
Fixed Storage Locations	36
External-Interruption Codes.....	37
Program-Interruption Codes	37
Data-Exception Code (DXC)	38
PER Code, ATMID, and AI	38
Translation-Exception Identification.....	39
Machine-Check Interruption Code.....	40
External-Damage Code	40
Facility Indications	41
Control Registers	42
Floating-Point-Control (FPC) Register	44
Program-Status Word (PSW)	45
z/Architecture PSW	45
ESA/390 PSW	45
Dynamic Address Translation	46
Virtual-Address Format	46
Address-Space-Control Element (ASCE)	46
Region-Table or Segment-Table Designation (RTD or STD)	46
Real-Space Designation (RSD)	46
Table Values	46
Region-Table Entry (RTE)	47
Segment-Table Entry (STE, FC=0)	47
Segment-Table Entry (STE, FC=1)	47
Page-Table Entry (PTE)	48
ASN Translation.....	48
Address-Space Number (ASN)	48
ASN-First-Table Entry	48
ASN-Second-Table Entry (ASTE)	48
PC-Number Translation.....	49
Program-Call Number (20-Bit)	49
Program-Call Number (32-Bit, Bit 44=0)	49
Program-Call Number (32-Bit, Bit 44=1)	49
Linkage-Table Entry (LTE)	49
Linkage-First-Table Entry (LFTE)	50
Linkage-Second-Table Entry (LSTE)	50
Entry-Table Entry (ETE)	50
Access-Register Translation	51

Access-List-Entry Token (ALET)	51
Dispatchable-Unit-Control Table (DUCT)	51
Access-List Entry (ALE)	52
Linkage-Stack Entries	52
Entry Descriptor	52
Header Entry (Entry Type 0001001)	53
Trailer Entry (Entry Type 0001010)	53
Branch State Entry (Entry Type 0001100) and Program-Call State Entry (Entry Type 0001101)	53
Trapping	54
Trap Control Block	54
Trap Save Area	55
Trace-Entry Formats	56
Identification of Trace Entries	56
Branch	57
Branch in Subspace Group (if ASN Tracing on)	57
Mode Switch	58
Mode-Switching Branch	58
Program Call	58
Program Return	59
Program Transfer	61
Set Secondary ASN	61
Trace	61
Operand of Store Clock	62
Operand of Store Clock Extended	62
Transaction Diagnostic Block (TDB)	63
.....	63
Operation-Request Block (ORB)	65
Command-Mode ORB	65
Transport-Mode ORB	65
Channel-Command Word (CCW)	66
Format-0 CCW	66
Format-1 CCW	66
Indirect-Data-Address Word (IDAW)	66
Format-1 IDAW	66
Format-2 IDAW	66
Modified-CCW-Indirect-Data-Address Word (MIDAW)	67
Transport Control Word (TCW)	67
Transport-Indirect-Data-Address Word (TIDAW)	68
Transport Command Control Block (TCCB)	68
Transport Command Area Header (TCAH)	68
Device-Command Word (DCW)	69
Transport Command Area Trailer (TCAT)	70
CBC-Offset Block (COB)	70
Transport Status Block (TSB)	71
Transport Status Header (TSB)	71
I/O-Status TSA	71
Device-Detected-Program-Check TSA	72
Interrogate TSA	73
Subchannel-Information Block (SCHIB)	74
Path-Management-Control Word (PMCW)	74
Interruption-Response Block (IRB)	75
Command-Mode Subchannel-Status Word (SCSW)	75
Transport-Mode Subchannel-Status Word (SCSW)	76

Extended-Status Word (ESW)	77
Format-0 ESW	77
Format-0 ESW Word 0 (Subchannel Logout)	78
Format-0 ESW Word 1 (Extended-Report Word)	78
Format-1 ESW Word 0	78
Format-2 ESW Word 0 ¹	78
Format-3 ESW Word 0 ¹	78
Information Stored in ESW	79
Extended-Control Word (ECW)	79
Extended-Measurement Word	80
Format 0 Measurement Block	80
Format 1 Measurement Block	81
Channel-Report Word (CRW)	81
Error-Recovery Codes	81
Reporting Source	82
I/O Command Codes	82
Standard Command-Code Assignments (CCW and DCW Bits 0-7)	82
Standard Meanings of Bits of First Sense Byte	82
Character Assignments	83
Control Character Representations	85
Additional ISO-8 Control Character Representations	85
Formatting Character Representations	85
Two-Character BSC Data Link Controls	85
Commonly Used Editing Pattern Characters	85
ANSI-Defined Printer Control Characters	86
Hexadecimal and Decimal Conversion	86
Powers of 2 and 16	88

Machine Instruction Formats



RIL-b	Op Code	R ₁	Op	Rl ₂		
	0	8	12	16		47

RIL-c	Op Code	M ₁	Op	Rl ₂		
	0	8	12	16		47

RIS	Op Code	R ₁	M ₃	B ₄	D ₄	I ₂	Op Code
	0	8	12	16	20	32	40

RR	Op Code	R ₁	R ₂ ‡
	0	8	12 15

RRD	Op Code	R ₁		R ₃	R ₂
	0		16	20	24 28 31

RRE	Op Code		R ₁ ‡	R ₂ ‡
	0		16	24 28 31

RRF-a,b	Op Code	R ₃	M ₄ ‡	R ₁	R ₂
	0		16	20	24 28 31

RRF-c-e	Op Code	M ₃ ‡	M ₄ ‡	R ₁	R ₂
	0		16	20	24 28 31

RRS	Op Code	R ₁	R ₂	B ₄	D ₄	M ₃	Op Code
	0	8	12	16	20	32	40

RS-a	Op Code	R ₁	R ₃ ‡	B ₂	D ₂
	0	8	12	16	20 31

RS-b	Op Code	R ₁	M ₃	B ₂	D ₂
	0	8	12	16	20 31

RSI	Op Code	R ₁	R ₃		Rl ₂
	0	8	12	16	31

RSL-a	Op Code	L ₁		B ₂	D ₂		Op Code
	0	8	12	16	20	32	40

RSL-b	Op Code	L ₁	B ₂	D ₂			Op Code
	0	8	16	20		32	40 47

RSY-a	Op Code	R ₁	R ₃	B ₂	D _{L2}	DH ₂	Op Code
	0	8	12	16	20	32	40 47

RSY-b	<table border="1"> <tr> <td>Op Code</td><td>R₁</td><td>M₃</td><td>B₂</td><td>DL₂</td><td>DH₂</td><td>Op Code</td></tr> </table>	Op Code	R ₁	M ₃	B ₂	DL ₂	DH ₂	Op Code
Op Code	R ₁	M ₃	B ₂	DL ₂	DH ₂	Op Code		
	0 8 12 16 20 32 40 47							

RX-a	<table border="1"> <tr> <td>Op Code</td><td>R₁</td><td>X₂</td><td>B₂</td><td>D₂</td></tr> </table>	Op Code	R ₁	X ₂	B ₂	D ₂
Op Code	R ₁	X ₂	B ₂	D ₂		
	0 8 12 16 20 31					

RX-b	<table border="1"> <tr> <td>Op Code</td><td>M₁</td><td>X₂</td><td>B₂</td><td>D₂</td></tr> </table>	Op Code	M ₁	X ₂	B ₂	D ₂
Op Code	M ₁	X ₂	B ₂	D ₂		
	0 8 12 16 20 31					

RXE	<table border="1"> <tr> <td>Op Code</td><td>R₁</td><td>X₂</td><td>B₂</td><td>D₂</td><td></td><td>Op Code</td></tr> </table>	Op Code	R ₁	X ₂	B ₂	D ₂		Op Code
Op Code	R ₁	X ₂	B ₂	D ₂		Op Code		
	0 8 12 16 20 32 40 47							

RXF	<table border="1"> <tr> <td>Op Code</td><td>R₃</td><td>X₂</td><td>B₂</td><td>D₂</td><td>R₁</td><td></td><td>Op Code</td></tr> </table>	Op Code	R ₃	X ₂	B ₂	D ₂	R ₁		Op Code
Op Code	R ₃	X ₂	B ₂	D ₂	R ₁		Op Code		
	0 8 12 16 20 32 36 40 47								

RXY-a	<table border="1"> <tr> <td>Op Code</td><td>R₁</td><td>X₂</td><td>B₂</td><td>DL₂</td><td>DH₂</td><td>Op Code</td></tr> </table>	Op Code	R ₁	X ₂	B ₂	DL ₂	DH ₂	Op Code
Op Code	R ₁	X ₂	B ₂	DL ₂	DH ₂	Op Code		
	0 8 12 16 20 32 40 47							

RXY-b	<table border="1"> <tr> <td>Op Code</td><td>M₁</td><td>X₂</td><td>B₂</td><td>DL₂</td><td>DH₂</td><td>Op Code</td></tr> </table>	Op Code	M ₁	X ₂	B ₂	DL ₂	DH ₂	Op Code
Op Code	M ₁	X ₂	B ₂	DL ₂	DH ₂	Op Code		
	0 8 12 16 20 32 40 47							

S	<table border="1"> <tr> <td>Op Code</td><td>B₂‡</td><td>D₂‡</td></tr> </table>	Op Code	B ₂ ‡	D ₂ ‡
Op Code	B ₂ ‡	D ₂ ‡		
	0 16 20 31			

SI	<table border="1"> <tr> <td>Op Code</td><td>I₂</td><td>B₁</td><td>D₁</td><td>I₂</td></tr> </table>	Op Code	I ₂	B ₁	D ₁	I ₂
Op Code	I ₂	B ₁	D ₁	I ₂		
	0 8 16 20 32 47					

SIL	<table border="1"> <tr> <td>Op Code</td><td>B₁</td><td>D₁</td><td>I₂</td></tr> </table>	Op Code	B ₁	D ₁	I ₂
Op Code	B ₁	D ₁	I ₂		
	0 16 20 32 47				

SIY	<table border="1"> <tr> <td>Op Code</td><td>I₂</td><td>B₁</td><td>DL₁</td><td>DH₁</td><td>Op Code</td></tr> </table>	Op Code	I ₂	B ₁	DL ₁	DH ₁	Op Code
Op Code	I ₂	B ₁	DL ₁	DH ₁	Op Code		
	0 8 16 20 32 40 47						

SMI	<table border="1"> <tr> <td>Op Code</td><td>M₁</td><td></td><td>B₃</td><td>D₃</td><td>RI₂</td></tr> </table>	Op Code	M ₁		B ₃	D ₃	RI ₂
Op Code	M ₁		B ₃	D ₃	RI ₂		
	0 8 12 16 20 32 47						

SS-a	<table border="1"> <tr> <td>Op Code</td><td>L or L₁</td><td>B₁</td><td>D₁</td><td>B₂</td><td>D₂</td></tr> </table>	Op Code	L or L ₁	B ₁	D ₁	B ₂	D ₂
Op Code	L or L ₁	B ₁	D ₁	B ₂	D ₂		
	0 8 16 20 32 36 47						

SS-b	<table border="1"> <tr> <td>Op Code</td><td>L₁</td><td>L₂</td><td>B₁</td><td>D₁</td><td>B₂</td><td>D₂</td></tr> </table>	Op Code	L ₁	L ₂	B ₁	D ₁	B ₂	D ₂
Op Code	L ₁	L ₂	B ₁	D ₁	B ₂	D ₂		
	0 8 12 16 20 32 36 47							

SS-c	<table border="1"> <tr> <td>Op Code</td><td>L₁</td><td>I₃</td><td>B₁</td><td>D₁</td><td>B₂</td><td>D₂</td></tr> </table>	Op Code	L ₁	I ₃	B ₁	D ₁	B ₂	D ₂
Op Code	L ₁	I ₃	B ₁	D ₁	B ₂	D ₂		
	0 8 12 16 20 32 36 47							

SS-d	<table border="1"> <tr> <td>Op Code</td><td>R₁</td><td>R₃</td><td>B₁</td><td>D₁</td><td>B₂</td><td>D₂</td></tr> </table>	Op Code	R ₁	R ₃	B ₁	D ₁	B ₂	D ₂
Op Code	R ₁	R ₃	B ₁	D ₁	B ₂	D ₂		
	0 8 12 16 20 32 36 47							

SS-e	Op Code	R ₁	R ₃	B ₂	D ₂	B ₄	D ₄
	0	8	12	16	20	32	36

SS-f	Op Code	L ₂	B ₁	D ₁	B ₂	D ₂
	0	8	16	20	32	36

SSE	Op Code	B ₁	D ₁	B ₂	D ₂
	0	16	20	32	36

SSF	Op Code	R ₃	Op	B ₁	D ₁	B ₂	D ₂
	0	8	12	16	20	32	36

1, 2, 3, 4, 5	Denotes association with first, second, third, fourth, or fifth operand
a, b, c, d, e, f	Distinguishes among instances of the same basic instruction format
B ₁ , B ₂ , B ₃ , B ₄	Base register designation field
D ₁ , D ₂ , D ₃ , D ₄	Displacement field (including DH and DL for long-displacement forms)
I, I ₂ , I ₃ , I ₄ , I ₅	Immediate operand field
L, L ₁ , L ₂	Length field
M ₁ , M ₃ , M ₄	Mask field
R ₁ , R ₂ , R ₃	Register designation field
RI ₂ , RI ₃ , RI ₄	Relative-immediate operand field
X ₂	Index register designation field
‡	For certain instructions, this operand is not defined

Machine Instructions by Mnemonic

Mnemonic	Operands	Name	Format	Op-code	Class & Notes
A	R ₁ ,D ₂ (X ₂ ,B ₂)	Add (32)	RX-a	5A	c
AD	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Normalized (LH)	RX-a	6A	□ c
ADB	R ₁ ,D ₂ (X ₂ ,B ₂)	Add (LB)	RXE	ED1A	□ c
ADBR	R ₁ ,R ₂	Add (LB)	RRE	B31A	□ c
ADR	R ₁ ,R ₂	Add Normalized (LH)	RR	2A	□ c
ADTR	R ₁ ,R ₂ ,R ₃	Add (LD)	RRF-a	B3D2	□ c TF
ADTRA	R ₁ ,R ₂ ,R ₃ ,M ₄	ADD (LD)	RRF-a	B3D2	□ c F
AE	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Normalized (SH)	RX-a	7A	□ c
AEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Add (SB)	RXE	ED0A	□ c
AEBR	R ₁ ,R ₂	Add (SB)	RRE	B30A	□ c
AER	R ₁ ,R ₂	Add Normalized (SH)	RR	3A	□ c
AFI	R ₁ ,I ₂	Add Immediate (32)	RIL-a	C29	c EI
AG	R ₁ ,D ₂ (X ₂ ,B ₂)	Add (64)	RXY-a	E308	c N
AGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Add (64←32)	RXY-a	E318	c N
AGFI	R ₁ ,I ₂	Add Immediate (64←32)	RIL-a	C28	c EI
AGFR	R ₁ ,R ₂	Add (64←32)	RRE	B918	c N
AGHI	R ₁ ,I ₂	Add Halfword Immediate (64←16)	RI-a	A7B	c N
AGHIK	R ₁ ,R ₃ ,I ₂	Add Immediate (64←16)	RIE-d	ECD9	c DO
AGR	R ₁ ,R ₂	Add (64)	RRE	B908	c N
AGRK	R ₁ ,R ₂ ,R ₃	Add (64)	RRF-a	B9E8	c DO
AGSI	D ₁ (B ₁),I ₂	Add Immediate (64←8)	SIY	EB7A	c GE
AH	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Halfword (32←16)	RX-a	4A	c
AHHHR	R ₁ ,R ₂ ,R ₃	Add High (32)	RRF-a	B9C8	c HW
AHHLR	R ₁ ,R ₂ ,R ₃	Add High (32)	RRF-a	B9D8	c HW
AHI	R ₁ ,I ₂	Add Halfword Immediate (32←16)	RI-a	A7A	c
AHIK	R ₁ ,R ₃ ,I ₂	Add Immediate (32←16)	RIE-d	ECD8	c DO
AHY	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Halfword (32←16)	RXY-a	E37A	c LD
AIH	R ₁ ,I ₂	Add Immediate High (32)	RIL-a	CC8	c HW
AL	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Logical (32)	RX-a	5E	c
ALC	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Logical with Carry (32)	RXY-a	E398	c N3
ALCG	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Logical with Carry (64)	RXY-a	E388	c N
ALCGR	R ₁ ,R ₂	Add Logical with Carry (64)	RRE	B988	c N
ALCR	R ₁ ,R ₂	Add Logical with Carry (32)	RRE	B998	c N3
ALFI	R ₁ ,I ₂	Add Logical Immediate (32)	RIL-a	C2B	c EI
ALG	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Logical (64)	RXY-a	E30A	c N
ALGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Logical (64←32)	RXY-a	E31A	c N
ALGFI	R ₁ ,I ₂	Add Logical Immediate (64←32)	RIL-a	C2A	c EI
ALGFR	R ₁ ,R ₂	Add Logical (64←32)	RRE	B91A	c N
ALGHSIK	R ₁ ,R ₃ ,I ₂	Add Logical with Signed Immediate (64←16)	RIE-d	ECDB	c DO
ALGR	R ₁ ,R ₂	Add Logical (64)	RRE	B90A	c N
ALGRK	R ₁ ,R ₂ ,R ₃	Add Logical (64)	RRF-a	B9EA	c DO
ALGSI	D ₁ (B ₁),I ₂	Add Logical with Signed Immediate (64←8)	SIY	EB7E	c GE
ALHHHR	R ₁ ,R ₂ ,R ₃	Add Logical High (32)	RRF-a	B9CA	c HW
ALHHLR	R ₁ ,R ₂ ,R ₃	Add Logical High (32)	RRF-a	B9DA	c HW
ALHSIK	R ₁ ,R ₃ ,I ₂	Add Logical with Signed Immediate (32←16)	RIE-d	ECDA	c DO
ALR	R ₁ ,R ₂	Add Logical (32)	RR	1E	c
ALRK	R ₁ ,R ₂ ,R ₃	Add Logical (32)	RRF-a	B9FA	c DO
ALSI	D ₁ (B ₁),I ₂	Add Logical with Signed Immediate (32←8)	SIY	EB6E	c GE
ALSIH	R ₁ ,I ₂	Add Logical with Signed Immediate High (32)	RIL-a	CCA	c HW
ALSIHN	R ₁ ,I ₂	Add Logical with Signed Immediate High (32)	RIL-a	CCB	HW
ALY	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Logical (32)	RXY-a	E35E	c LD
AP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Add Decimal	SS-b	FA	□ c
AR	R ₁ ,R ₂	Add (32)	RR	1A	c
ARK	R ₁ ,R ₂ ,R ₃	Add (32)	RRF-a	B9F8	c DO
ASI	D ₁ (B ₁),I ₂	Add Immediate (32←8)	SIY	EB6A	c GE

Mne-monics	Operands	Name	For-mat	Op-code	Class & Notes
CLHRL	R ₁ ,R ₂	Compare Logical Relative Long (32←16)	RIL-b	C67	c GE
CLI	D ₁ (B ₁),I ₂	Compare Logical Immediate	SI	95	c
CLIB	R ₁ ,I ₂ ,M ₃ ,D ₄ (B ₄)	Compare Logical Immediate and Branch (32←8)	RIS	ECFF	▫ GE
CLIH	R ₁ ,I ₂	Compare Logical Immediate High (32)	RIL-a	CCF	c HW
CLIJ	R ₁ ,I ₂ ,M ₃ ,RI ₄	Compare Logical Immediate and Branch Relative (32←8)	RIE-c	EC7F	▫ GE
CLIY	D ₁ (B ₁),I ₂	Compare Logical Immediate	SIY	EB55	c LD
CLM	R ₁ ,M ₃ ,D ₂ (B ₂)	Compare Logical Characters under Mask	RS-b	BD	c
CLMH	R ₁ ,M ₃ ,D ₂ (B ₂)	Compare Logical Characters under Mask	RSY-b	EB20	c N
CLMY	R ₁ ,M ₃ ,D ₂ (B ₂)	Compare Logical Characters under Mask	RSY-b	EB21	c LD
CLR	R ₁ ,R ₂	Compare Logical (32)	RR	15	c
CLRB	R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄)	Compare Logical and Branch (32)	RRS	ECF7	▫ GE
CLRJ	R ₁ ,R ₂ ,M ₃ ,RI ₄	Compare Logical and Branch Relative (32)	RIE-b	EC77	▫ GE
CLRL	R ₁ ,R ₂	Compare Logical Relative Long (32)	RIL-b	C6F	c GE
CLRT	R ₁ ,R ₂ ,M ₃	Compare Logical and Trap (32)	RRF-c	B973	GE
CLST	R ₁ ,R ₂	Compare Logical String	RRE	B25D	▫ c
CLT	R ₁ ,M ₃ ,D ₂ (B ₂)	Compare Logical and Trap (32)	RSY-b	EB23	MI
CLY	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare Logical (32)	RXY-a	E355	c LD
CMPSC	R ₁ ,R ₂	Compression Call	RRE	B263	i ▫ c
CP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Compare Decimal	SS-b	F9	▫ c
CPSDR	R ₁ ,R ₃ ,R ₂	Copy Sign	RRF-b	B372	▫ FS
CPYA	R ₁ ,R ₂	Copy Access	RRE	B24D	▫
CR	R ₁ ,R ₂	Compare (32)	RR	19	c
CRB	R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄)	Compare and Branch (32)	RRS	ECF6	▫ GE
CRDTE	R ₁ ,R ₃ ,R ₂ [,M ₄]	Compare and Replace DAT Table Entry	RRF-b	B98F	ED2 p c
CRJ	R ₁ ,R ₂ ,M ₃ ,RI ₄	Compare and Branch Relative (32)	RIE-b	EC76	▫ GE
CRL	R ₁ ,R ₂	Compare Relative Long (32)	RIL-b	C6D	c GE
CRT	R ₁ ,R ₂ ,M ₃	Compare and Trap (32)	RRF-c	B972	GE
CS	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare and Swap (32)	RS-a	BA	▫ c
CSCH		Clear Subchannel	S	B230	p c
CSDTR	R ₁ ,R ₂ ,M ₄	Convert to Signed Packed (64←LD)	RRF-d	B3E3	▫ TF
CSG	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare and Swap (64)	RSY-a	EB30	▫ c N
CSP	R ₁ ,R ₂	Compare and Swap and Purge (32)	RRE	B250	p c
CSPG	R ₁ ,R ₂	Compare and Swap and Purge (64)	RRE	B98A	p c DE
CSST	D ₁ (B ₁),D ₂ (B ₂),R ₃	Compare and Swap and Store	SSF	C82	▫ c
CSXTR	R ₁ ,R ₂ ,M ₄	Convert to Signed Packed (128←ED)	RRF-d	B3EB	▫ TF
CSY	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare and Swap (32)	RSY-a	EB14	▫ c LD
CU12	R ₁ ,R ₂ [,M ₃]	Convert UTF-8 to UTF-16	RRF-c	B2A7	▫ c
CU14	R ₁ ,R ₂ [,M ₃]	Convert UTF-8 to UTF-32	RRF-c	B9B0	▫ c E3
CU21	R ₁ ,R ₂ [,M ₃]	Convert UTF-16 to UTF-8	RRF-c	B2A6	▫ c
CU24	R ₁ ,R ₂ [,M ₃]	Convert UTF-16 to UTF-32	RRF-c	B9B1	▫ c E3
CU41	R ₁ ,R ₂	Convert UTF-32 to UTF-8	RRE	B9B2	▫ c E3
CU42	R ₁ ,R ₂	Convert UTF-32 to UTF-16	RRE	B9B3	▫ c E3
CUDTR	R ₁ ,R ₂	Convert to Unsigned Packed (64←LD)	RRE	B3E2	▫ TF
CUSE	R ₁ ,R ₂	Compare until Substring Equal	RRE	B257	i c
CUTFU	R ₁ ,R ₂ [,M ₃]	Convert UTF-8 to Unicode	RRF-c	B2A7	▫ c
CUUTF	R ₁ ,R ₂ [,M ₃]	Convert Unicode to UTF-8	RRF-c	B2A6	▫ c
CUXTR	R ₁ ,R ₂	Convert to Unsigned Packed (128←ED)	RRE	B3EA	▫ TF
CVB	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Binary (32)	RX-a	4F	▫
CVBG	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Binary (64)	RXY-a	E30E	▫ N
CVBY	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Binary (32)	RXY-a	E306	▫ LD
CVD	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Decimal (32)	RX-a	4E	▫
CVDG	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Decimal (64)	RXY-a	E32E	▫ N
CVDY	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Decimal (32)	RXY-a	E326	▫ LD
CXBR	R ₁ ,R ₂	Compare (EB)	RRE	B349	▫ c
CXFBR	R ₁ ,R ₂	Convert from Fixed (EB←32)	RRE	B396	▫
CXFTRA	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Fixed (EB←32)	RRF-e	B396	▫ F
CXFR	R ₁ ,R ₂	Convert from Fixed (EH←32)	RRE	B3B6	▫
CXFTR	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Fixed (ED←32)	RRE	B959	▫ F

Mnemonic	Operands	Name	Format	Op-code	Class & Notes
ESEA	R ₁ ,R ₂	Extract and Set Extended Authority	RRE	B99D	p N
ESTA	R ₁ ,R ₂	Extract Stacked State	RRE	B24A	o c
ESXTR	R ₁ ,R ₂	Extract Significance (64←ED)	RRE	B3EF	o TF
ETND	R ₁	Extract Transaction Nesting Depth	RRE	B2EC	o TX
EX	R ₁ ,D ₂ (X ₂ ,B ₂)	Execute	RX-a	44	o
EXRL	R ₁ ,Rl ₂	Execute Relative Long	RIL-b	C60	o XX
FIDBR	R ₁ ,M ₃ ,R ₂	Load FP Integer (LB)	RRF-e	B35F	o
FIDBRA	R ₁ ,M ₃ ,R ₂ ,M ₄	Load FP Integer (LB)	RRF-e	B35F	o F
FIDR	R ₁ ,R ₂	Load FP Integer (LH)	RRE	B37F	o
FIDTR	R ₁ ,M ₃ ,R ₂ ,M ₄	Load FP Integer (LD)	RRF-e	B3D7	o TF
FIEBR	R ₁ ,M ₃ ,R ₂	Load FP Integer (SB)	RRF-e	B357	o
FIEBRA	R ₁ ,M ₃ ,R ₂ ,M ₄	Load FP Integer (SB)	RRF-e	B357	o F
FIER	R ₁ ,R ₂	Load FP Integer (SH)	RRE	B377	o
FIXBR	R ₁ ,M ₃ ,R ₂	Load FP Integer (EB)	RRF-e	B347	o
FIXBRA	R ₁ ,M ₃ ,R ₂ ,M ₄	Load FP Integer (EB)	RRF-e	B347	o F
FIXR	R ₁ ,R ₂	Load FP Integer (EH)	RRE	B367	o
FIXTR	R ₁ ,M ₃ ,R ₂ ,M ₄	Load FP Integer (ED)	RRF-e	B3DF	o TF
FLOGR	R ₁ ,R ₂	Find Leftmost One	RRE	B983	c EI
HDR	R ₁ ,R ₂	Halve (LH)	RR	24	o
HER	R ₁ ,R ₂	Halve (SH)	RR	34	o
HSCH		Halt Subchannel	S	B231	p c
IAC	R ₁	Insert Address Space Control	RRE	B224	q c
IC	R ₁ ,D ₂ (X ₂ ,B ₂)	Insert Character	RX-a	43	
ICM	R ₁ ,M ₃ ,D ₂ (B ₂)	Insert Characters under Mask (low)	RS-b	BF	c
ICMH	R ₁ ,M ₃ ,D ₂ (B ₂)	Insert Characters under Mask (high)	RSY-b	EB80	c N
ICMY	R ₁ ,M ₃ ,D ₂ (B ₂)	Insert Characters under Mask (low)	RSY-b	EB81	c LD
ICY	R ₁ ,D ₂ (X ₂ ,B ₂)	Insert Character	RXY-a	E373	LD
IDTE	R ₁ ,R ₃ ,R ₂	Invalidate DAT Table Entry	RRF-b	B98E	p u DE
IEDTR	R ₁ ,R ₃ ,R ₂	Insert Biased Exponent (LD←64!LD)	RRF-b	B3F6	o TF
IEXTTR	R ₁ ,R ₃ ,R ₂	Insert Biased Exponent (ED←64!ED)	RRF-b	B3FE	o TF
IIHF	R ₁ ,I ₂	Insert Immediate (high)	RIL-a	C08	EI
IIHH	R ₁ ,I ₂	Insert Immediate (high high)	RI-a	A50	N
IIHL	R ₁ ,I ₂	Insert Immediate (high low)	RI-a	A51	N
IILF	R ₁ ,I ₂	Insert Immediate (low)	RIL-a	C09	EI
II LH	R ₁ ,I ₂	Insert Immediate (low high)	RI-a	A52	N
II LL	R ₁ ,I ₂	Insert Immediate (low low)	RI-a	A53	N
IPK		Insert PSW Key	S	B20B	q
IPM	R ₁	Insert Program Mask	RRE	B222	
IPTE	R ₁ ,R ₂	Invalidate Page Table Entry	RRF-a	B221	p
ISKE	R ₁ ,R ₂	Insert Storage Key Extended	RRE	B229	p
IVSK	R ₁ ,R ₂	Insert Virtual Storage Key	RRE	B223	q
KDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare and Signal (LB)	RXE	ED18	o c
KDBR	R ₁ ,R ₂	Compare and Signal (LB)	RRE	B318	o c
KDTR	R ₁ ,R ₂	Compare and Signal (LD)	RRE	B3E0	o c TF
KEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare and Signal (SB)	RXE	ED08	o c
KEBR	R ₁ ,R ₂	Compare and Signal (SB)	RRE	B308	o c
KIMD	R ₁ ,R ₂	Compute Intermediate Message Digest	RRE	B93E	o c MS
KLMD	R ₁ ,R ₂	Compute Last Message Digest	RRE	B93F	o c MS
KM	R ₁ ,R ₂	Cipher Message	RRE	B92E	o c MS
KMAC	R ₁ ,R ₂	Compute Message Authentication Code	RRE	B91E	o c MS
KMC	R ₁ ,R ₂	Cipher Message with Chaining	RRE	B92F	o c MS
KMCTR	R ₁ ,R ₃ ,R ₂	Cipher Message with Counter	RRF-b	B92D	o c M4
KMF	R ₁ ,R ₂	Cipher Message with CFB	RRE	B92A	o c M4
KMO	R ₁ ,R ₂	Cipher Message with OFB	RRE	B92B	o c M4
KXBR	R ₁ ,R ₂	Compare and Signal (EB)	RRE	B348	o c
KXTR	R ₁ ,R ₂	Compare and Signal (ED)	RRE	B3E8	o cTF
L	R ₁ ,D ₂ (X ₂ ,B ₂)	Load (32)	RX-a	58	
LA	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Address	RX-a	41	
LAA	R ₁ ,R ₃ ,D ₂ (B ₂)	Load and Add (32)	RSY-a	EBF8	o c IA
LAAG	R ₁ ,R ₃ ,D ₂ (B ₂)	Load and Add (64)	RSY-a	EBC8	o c IA

Mne-monic	Operands	Name	For-mat	Op-code	Class & Notes
STGRL	R ₁ ,R ₁ ₂	Store Relative Long (64)	RIL-b	C4B	GE
STH	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Halfword	RX-a	40	
STHH	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Halfword High (16)	RXY-a	E3C7	HW
STHRL	R ₁ ,R ₁ ₂	Store Halfword Relative Long	RIL-b	C47	GE
STHY	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Halfword	RXY-a	E370	LD
STIDP	D ₂ (B ₂)	Store CPU ID	S	B202	p
STM	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple (32)	RS-a	90	
STMG	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple (64)	RSY-a	EB24	N
STMH	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple High	RSY-a	EB26	N
STMY	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple (32)	RSY-a	EB90	LD
STNSM	D ₁ (B ₁),I ₂	Store Then And System Mask	SI	AC	p
STOC	R ₁ ,D ₂ (B ₂),M ₃	Store on Condition (32)	RSY-b	EBC3	CL
STOCG	R ₁ ,D ₂ (B ₂),M ₃	Store on Condition (64)	RSY-b	EBC3	CL
STOSM	D ₁ (B ₁),I ₂	Store Then Or System Mask	SI	AD	p
STPQ	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Pair to Quadword	RXY-a	E38E	▫ N
STPT	D ₂ (B ₂)	Store CPU Timer	S	B209	p
STPX	D ₂ (B ₂)	Store Prefix	S	B211	p
STRAG	D ₁ (B ₁),D ₂ (B ₂)	Store Real Address	SSE	E502	p N
STRL	R ₁ ,R ₁ ₂	Store Relative Long (32)	RIL-b	C4F	GE
STRV	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Reversed (32)	RXY-a	E33E	N3
STRVG	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Reversed (64)	RXY-a	E32F	N
STRVH	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Reversed (16)	RXY-a	E33F	N3
STSCH	D ₂ (B ₂)	Store Subchannel	S	B234	p c
STSI	D ₂ (B ₂)	Store System Information	S	B27D	p c
STURA	R ₁ ,R ₂	Store Using Real Address (32)	RRE	B246	p
STURG	R ₁ ,R ₂	Store Using Real Address (64)	RRE	B925	p N
STY	R ₁ ,D ₂ (X ₂ ,B ₂)	Store (32)	RXY-a	E350	LD
SU	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Unnormalized (SH)	RX-a	7F	▫ c
SUR	R ₁ ,R ₂	Subtract Unnormalized (SH)	RR	3F	▫ c
SVC	I	Supervisor Call	I	0A	▫
SW	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Unnormalized (LH)	RX-a	6F	▫ c
SWR	R ₁ ,R ₂	Subtract Unnormalized (LH)	RR	2F	▫ c
SXBR	R ₁ ,D ₂	Subtract (EB)	RRE	B34B	▫ c
SXR	R ₁ ,D ₂	Subtract Normalized (EH)	RR	37	▫ c
SXTR	R ₁ ,R ₂ ,R ₃	Subtract (ED)	RRF-a	B3DB	▫ c TF
SXTRA	R ₁ ,R ₂ ,R ₃ ,M ₄	Subtract (ED)	RRF-a	B3DB	▫ c F
SY	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract (32)	RXY-a	E35B	c LD
TABORT	D ₂ (B ₂)	Transaction Abort	S	B2FC	▫ TX
TAM		Test Addressing Mode	E	010B	▫ c N3
TAR	R ₁ ,R ₂	Test Access	RRE	B24C	▫ c
TB	R ₁ ,R ₂	Test Block	RRE	B22C	i p c
TBDR	R ₁ ,M ₃ ,R ₂	Convert HFP to BFP (LB←LH)	RRF-e	B351	▫ c
TBEDR	R ₁ ,M ₃ ,R ₂	Convert HFP to BFP (SB←LH)	RRF-e	B350	▫ c
TBEGIN	D ₁ (B ₁),I ₂	Transaction Begin (nonconstrained)	SIL	E560	▫ c TX
TBEGINC	D ₁ (B ₁),I ₂	Transaction Begin (constrained)	SIL	E561	▫ c CX
TCDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Test Data Class (LB)	RXE	ED11	▫ c
TCEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Test Data Class (SB)	RXE	ED10	▫ c
TCXB	R ₁ ,D ₂ (X ₂ ,B ₂)	Test Data Class (EB)	RXE	ED12	▫ c
TDCDT	R ₁ ,D ₂ (X ₂ ,B ₂)	Test Data Class (LD)	RXE	ED54	▫ TF
TDCET	R ₁ ,D ₂ (X ₂ ,B ₂)	Test Data Class (SD)	RXE	ED50	▫ TF
TDCXT	R ₁ ,D ₂ (X ₂ ,B ₂)	Test Data Class (ED)	RXE	ED58	▫ TF
TDGDT	R ₁ ,D ₂ (X ₂ ,B ₂)	Test Data Group (LD)	RXE	ED55	▫ TF
TDGET	R ₁ ,D ₂ (X ₂ ,B ₂)	Test Data Group (SD)	RXE	ED51	▫ TF
TDGXT	R ₁ ,D ₂ (X ₂ ,B ₂)	Test Data Group (ED)	RXE	ED59	▫ TF
TEND		Transaction End	S	B2F8	▫ c TX
THDER	R ₁ ,R ₂	Convert BFP to HFP (LH←SB)	RRE	B358	▫ c
THDR	R ₁ ,R ₂	Convert BFP to HFP (LH←LB)	RRE	B359	▫ c
TM	D ₁ (B ₁),I ₂	Test under Mask	SI	91	c
TMH	R ₁ ,I ₂	Test under Mask High	RI-a	A70	c
TMHH	R ₁ ,I ₂	Test under Mask (high high)	RI-a	A72	c N

Mne-monics	Operands	Name	For-mat	Op-code	Class & Notes
TMHL	R ₁ ,I ₂	Test under Mask (high low)	Rl-a	A73	c N
TML	R ₁ ,I ₂	Test under Mask Low	Rl-a	A71	c
TMLH	R ₁ ,I ₂	Test under Mask (low high)	Rl-a	A70	c N
TMLL	R ₁ ,I ₂	Test under Mask (low low)	Rl-a	A71	c N
TMY	D ₁ (B ₁),I ₂	Test under Mask	SIY	EB51	c LD
TP	D ₁ (L ₁ ,B ₁)	Test Decimal	RSL	EBC0	□ c E2
TPI	D ₂ (B ₂)	Test Pending Interruption	S	B236	p c
TPROT	D ₁ (B ₁),D ₂ (B ₂)	Test Protection	SSE	E501	p c
TR	D ₁ (L,B ₁),D ₂ (B ₂)	Translate	SS-a	DC	□
TRACE	R ₁ ,R ₃ ,D ₂ (B ₂)	Trace (32)	RS-a	99	p
TRACG	R ₁ ,R ₃ ,D ₂ (B ₂)	Trace (64)	RSY-a	EB0F	p N
TRAP2		Trap	E	01FF	□
TRAP4	D ₂ (B ₂)	Trap	S	B2FF	□
TRE	R ₁ ,R ₂	Translate Extended	RRE	B2A5	□ c
TROO	R ₁ ,R ₂ [,M ₃]	Translate One to One	RRF-c	B993	□ c E2
TROT	R ₁ ,R ₂ [,M ₃]	Translate One to Two	RRF-c	B992	□ c E2
TRT	D ₁ (L,B ₁),D ₂ (B ₂)	Translate and Test	SS-a	DD	□ c
TRTE	R ₁ ,R ₂ [,M ₃]	Translate and Test Extended	RRF-c	B9BF	□ PE
TRTO	R ₁ ,R ₂ [,M ₃]	Translate Two to One	RRF-c	B991	□ c E2
TRTR	D ₁ (L,B ₁),D ₂ (B ₂)	Translate and Test Reverse	SS-a	D0	□ c E3
TRTRE	R ₁ ,R ₂ [,M ₃]	Translate and Test Reverse Extended	RRF	B9BD	□ PE
TRTT	R ₁ ,R ₂ [,M ₃]	Translate Two to Two	RRF-c	B990	□ c E2
TS	D ₂ (B ₂)	Test and Set	S	93	□ c
TSCH	D ₂ (B ₂)	Test Subchannel	S	B235	p c
UNPK	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Unpack	SS-b	F3	□
UNPKA	D ₁ (L ₁ ,B ₁),D ₂ (B ₂)	Unpack ASCII	SS-a	EA	□ c E2
UNPKU	D ₁ (L ₁ ,B ₁),D ₂ (B ₂)	Unpack Unicode	SS-a	E2	□ c E2
UPT		Update Tree	E	0102	i □ c
X	R ₁ ,D ₂ (X ₂ ,B ₂)	Exclusive OR (32)	RX-a	57	c
XC	D ₁ (L,B ₁),D ₂ (B ₂)	Exclusive OR (character)	SS-a	D7	□ c
XG	R ₁ ,D ₂ (X ₂ ,B ₂)	Exclusive OR (64)	RXY-a	E382	c N
XGR	R ₁ ,R ₂	Exclusive OR (64)	RRE	B982	c N
XGRK	R ₁ ,R ₂ ,R ₃	Exclusive OR (64)	RRF-a	B9E7	c DO
XI	D ₁ (B ₁),I ₂	Exclusive OR Immediate	SI	97	c
XIHF	R ₁ ,I ₂	Exclusive OR Immediate (high)	RIL-a	C06	c EI
XILF	R ₁ ,I ₂	Exclusive OR Immediate (low)	RIL-a	C07	c EI
XIY	D ₁ (B ₁),I ₂	Exclusive OR Immediate	SIY	EB57	c LD
XR	R ₁ ,R ₂	Exclusive OR (32)	RR	17	c
XRK	R ₁ ,R ₂ ,R ₃	Exclusive OR (32)	RRF-a	B9F7	c DO
XSCH		Cancel Subchannel	S	B276	p c
XY	R ₁ ,D ₂ (X ₂ ,B ₂)	Exclusive Or (32)	RXY-a	E357	c LD
ZAP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Zero and Add	SS-b	F8	□ c

Floating-Point Operand Lengths and Types:

E	Extended (binary, decimal or hex)	LB	Long binary
EB	Extended binary	LD	Long decimal
ED	Extended decimal	LH	Long hex
EH	Extended hex	S	Short (binary, decimal or hex)
EH _L	Extended hex (low-order part)	SB	Short binary
EH _H	Extended hex (high-order part)	SD	Short decimal
L	Long (binary, decimal or hex)	SH	Short hex

Notes:

□	One or more restrictions apply in the transactional-execution mode	GE	General-instructions-extension facility
c	Condition code set	HM	HFP multiply-and-add/subtract facility
i	Interruptible instruction	HW	High-word facility
n	New condition code loaded	IA	Interlocked-access facility
p	Privileged instruction; restricted in the transactional-execution mode	LD	Long-displacement facility
q	Semiprivililed instruction; restricted in the transactional-execution mode	LT	Load-and-trap facility
u	Condition code is unpredictable	M3	Message-security assist extension 3
CL	Conditional load / store facility	M4	Message-security assist extension 4
CS	Compare-and-swap-and-store facility	MI	Miscellaneous-instructions facility
CT	Configuration topology facility	MO	Move-with-optional-specifications facility
CX	Constrained-transactional-execution facility	MS	Message-security assist
D2	DAT-enhancement facility 2	N	New in z/Architecture
DE	DAT-enhancement facility	N3	New in z/Architecture and added to ESA/390
DO	Distinct-operands facility	PA	Processor-assist facility
E2	Extended-translation facility 2	PE	Parsing-enhancement facility
E3	Extended-translation facility 3	PF	PFPO facility
ED1	Enhanced-DAT facility 1	PK	Population-count facility
ED2	Enhanced-DAT facility 2	RA	ASN-and-LX-reuse facility
EH	Execution-hint facility	RB	Reset-reference-bits multiple facility
EI	Extended-immediate facility	SC	Store-clock-fast facility
ES	Expanded-storage facility	TF	Decimal-floating-point facility
ET	Extract-CPU-time facility	TR	Decimal-floating-point-rounding facility
F	Floating-point-extension facility	TS	TOD-clock-steering facility
FG	FPR-GPR-transfer facility	TX	Transactional-execution facility
FL	Store-facility-list-extended facility	UE	HFP unnormalized-extension facility
FS	Floating-point-support-sign-handling facility	XF	IEEE-exception-support facility
		XX	Execute-extension facility
		ZF	DFP zoned-conversion facility

Machine Instructions by Operation Code

OpCode	Mnemonic	OpCode	Mnemonic	OpCode	Mnemonic
0101	PR	41	LA	97	XI
0102	UPT	42	STC	98	LM
0104	PTFF	43	IC	99	TRACE
0107	SCKPF	44	EX	9A	LAM
010A	PFPO	45	BAL	9B	STAM
010B	TAM	46	BCT	A50	IHH
010C	SAM24	47	BC	A51	IHL
010D	SAM31	48	LH	A52	ILH
010E	SAM64	49	CH	A53	ILL
01FF	TRAP2	4A	AH	A54	NIHH
04	SPM	4B	SH	A55	NIHL
05	BALR	4C	MH	A56	NILH
06	BCTR	4D	BAS	A57	NILL
07	BCR	4E	CVD	A58	OIHH
0A	SVC	4F	CVB	A59	OIHL
0B	BSM	50	ST	A5A	OILH
0C	BASSM	51	LAE	A5B	OILL
0D	BASR	54	N	A5C	LLIHH
0E	MVCL	55	CL	A5D	LLIHL
0F	CLCL	56	O	A5E	LLILH
10	LPR	57	X	A5F	LLILL
11	LNR	58	L	A70	TMH
12	LTR	59	C	A70	TMLH
13	LCR	5A	A	A71	TML
14	NR	5B	S	A71	TMLL
15	CLR	5C	M	A72	TMHH
16	OR	5D	D	A73	TMHL
17	XR	5E	AL	A74	BRC
18	LR	5F	SL	A75	BRAS
19	CR	60	STD	A76	BRCT
1A	AR	67	MXD	A77	BRCTG
1B	SR	68	LD	A78	LHI
1C	MR	69	CD	A79	LGHI
1D	DR	6A	AD	A7A	AHI
1E	ALR	6B	SD	A7B	AGHI
1F	SLR	6C	MD	A7C	MHI
20	LPDR	6D	DD	A7D	MGHI
21	LNDR	6E	AW	A7E	CHI
22	LTDR	6F	SW	A7F	CGHI
23	LCDR	70	STE	A8	MVCLE
24	HDR	71	MS	A9	CLCLE
25	LDXR	78	LE	AC	STNSM
25	LRDR	79	CE	AD	STOSM
26	MXR	7A	AE	AE	SIGP
27	MXDR	7B	SE	AF	MC
28	LDR	7C	MDE	B1	LRA
29	CDR	7C	ME	B202	STIDP
2A	ADR	7D	DE	B204	SCK
2B	SDR	7E	AU	B205	STCK
2C	MDR	7F	SU	B206	SCKC
2D	DDR	80	SSM	B207	STCKC
2E	AWR	82	LPSW	B208	SPT
2F	SWR	83	Diagnose	B209	STPT
30	LPER	84	BRXH	B20A	SPKA
31	LNER	85	BRXLE	B20B	IPK
32	LTER	86	BXH	B20D	PTLB
33	LCER	87	BXLE	B210	SPX
34	HER	88	SRL	B211	STPX
35	LEDR	89	SLL	B212	STAP
35	LRER	8A	SRA	B214	SIE
36	AXR	8B	SLA	B218	PC
37	SXR	8C	SRDL	B219	SAC
38	LER	8D	SDL	B21A	CFC
39	CER	8E	SRDA	B221	IPTE
3A	AER	8F	SLDA	B222	IPM
3B	SER	90	STM	B223	IVSK
3C	MDER	91	TM	B224	IAC
3C	MER	92	MVI	B225	SSAR
3D	DER	93	TS	B226	EPAR
3E	AUR	94	NI	B227	ESAR
3F	SUR	95	CLI	B228	PT
40	STH	96	OI	B229	ISKE

OpCode	Mnemonic	OpCode	Mnemonic	OpCode	Mnemonic
B22A	RRBE	B307	MXDBR	B370	LPDFR
B22B	SSKE	B308	KEBR	B371	LNDFR
B22C	TB	B309	CEBR	B372	CPSDR
B22D	DXR	B30A	AEBR	B373	LCDFR
B22E	PGIN	B30B	SEBR	B374	LZER
B22F	PGOUT	B30C	MDEBR	B375	LZDR
B230	CSCH	B30D	DEBR	B376	LZXR
B231	HSCH	B30E	MAEBR	B377	FIER
B232	MSCH	B30F	MSEBR	B37F	FIDR
B233	SSCH	B310	LPDBR	B384	SFPC
B234	STSCHE	B311	LNDBR	B385	SFASR
B235	TSCH	B312	LTDBR	B38C	EFPC
B236	TPI	B313	LCDBR	B390	CELFBR
B237	SAL	B314	SQEBR	B391	CDLFBR
B238	RSCH	B315	SQDBR	B392	CXLFBR
B239	STCRW	B316	SQXBR	B394	CEFBR
B23A	STCPS	B317	MEEBR	B394	CEFRA
B23B	RCHP	B318	KDBR	B395	CDFBR
B23C	SCHM	B319	CDBR	B395	CDFRA
B240	BAKR	B31A	ADBR	B396	CXFBR
B241	CKSM	B31B	SDBR	B396	CXFRA
B244	SQDR	B31C	MDBR	B398	CFEBR
B245	SQER	B31D	DDBR	B398	CFERA
B246	STURA	B31E	MADB R	B399	CFDBR
B247	MSTA	B31F	MSDBR	B399	CFDBRA
B248	PALB	B324	LDER	B39A	CFXBR
B249	EREG	B325	LXDR	B39A	CFXBRA
B24A	ESTA	B326	LXER	B39C	CLFEBR
B24B	LURA	B32E	MAER	B39D	CLFDBR
B24C	TAR	B32F	MSER	B39E	CLFXBR
B24D	CPYA	B336	SQXR	B3A0	CELGBR
B24E	SAR	B337	MEER	B3A1	CDLGBR
B24F	EAR	B338	MAYLR	B3A2	CXLGBR
B250	CSP	B339	MYLR	B3A4	CEGBR
B252	MSR	B33A	MAYR	B3A4	CEGBRA
B254	MVPG	B33B	MYR	B3A5	CDGBR
B255	MVST	B33C	MAYHR	B3A5	CDGBRA
B257	CUSE	B33D	MYHR	B3A6	CXGBR
B258	BSG	B33E	MADR	B3A6	CXGBRA
B25A	BSA	B33F	MSDR	B3A8	CGEBR
B25D	CLST	B340	LPXBR	B3A8	CGEBR
B25E	SRST	B341	LNXBR	B3A9	CGDBR
B263	CMPSC	B342	LTXBR	B3A9	CGDBRA
B276	XSCH	B343	LCXBR	B3AA	CGXBR
B277	RP	B344	LEDBR	B3AA	CGXBRA
B278	STCKE	B344	LEDBR	B3AC	CLGEBR
B279	SACF	B345	LDXBR	B3AD	CLGDBR
B27C	STCKF	B345	LDXBRA	B3AE	CLGXBR
B27D	STSI	B346	LEXBR	B3B4	CEFR
B299	SRNM	B346	LEXBRA	B3B5	CDFR
B29C	STFPC	B347	FIXBR	B3B6	CXFR
B29D	LFPC	B347	FIXBRA	B3B8	CFER
B2A5	TRE	B348	KXBR	B3B9	CFDR
B2A6	CU21	B349	CXBR	B3BA	CFXR
B2A6	CUUTF	B34A	AXBR	B3C1	LDGR
B2A7	CU12	B34B	SXBR	B3C4	CEGR
B2A7	CUTFU	B34C	MXBR	B3C5	CDGR
B2B0	STFLE	B34D	DXBR	B3C6	CXGR
B2B1	STFL	B350	TBEDR	B3C8	CGER
B2B2	LPSWE	B351	TBDR	B3C9	CGDR
B2B8	SRNMB	B353	DIEBR	B3CA	CGXR
B2B9	SRNMT	B357	FIEBR	B3CD	LGDR
B2BD	LFAS	B357	FIEBRA	B3D0	MDTR
B2E8	PPA	B358	THDER	B3D0	MDTRA
B2EC	ETND	B359	THDR	B3D1	DDTR
B2F8	TEND	B35B	DIDBR	B3D1	DDTRA
B2FA	NIAI	B35F	FIDBR	B3D2	ADTR
B2FC	TABORT	B35F	FIDBRA	B3D2	ADTRA
B2FF	TRAP4	B360	LPXR	B3D3	SDTR
B300	LPEBR	B361	LNXR	B3D3	SDTRA
B301	LNEBR	B362	LTXR	B3D4	LDETR
B302	LTEBR	B363	LCXR	B3D5	LEDTR
B303	LCEBR	B365	LXR	B3D6	LTDTR
B304	LDEBR	B366	LEXR	B3D7	FIDTR
B305	LXDBR	B367	FIXR	B3D8	MXTR
B306	LXEVR	B369	CXR	B3D8	MXTRA

OpCode	Mnemonic	OpCode	Mnemonic	OpCode	Mnemonic
B3D9	DXTR	B921	CLGR	B9CD	CHHR
B3D9	DXTRA	B925	STURG	B9CF	CLHHR
B3DA	AXTR	B926	LBR	B9D8	AHHLR
B3DA	AXTRA	B927	LHR	B9D9	SHHLR
B3DB	SXTR	B928	PCKMO	B9DA	ALHHLR
B3DB	SXTRA	B92A	KMF	B9DB	SLHHLR
B3DC	LXDTTR	B92B	KMO	B9DD	CHLR
B3DD	LDXTTR	B92C	PCC	B9DF	CLHLR
B3DE	LTXTR	B92D	KMCTR	B9E1	POPCNT
B3DF	FIXTR	B92E	KM	B9E2	LOCGR
B3E0	KDTR	B92F	KMC	B9E4	NGRK
B3E1	CGDTR	B930	CGFR	B9E6	OGRK
B3E1	CGDTRA	B931	CLGFR	B9E7	XGRK
B3E2	CUDTR	B93E	KIMD	B9E8	AGRK
B3E3	CSDTR	B93F	KLMD	B9E9	SGRK
B3E4	CDTR	B941	CFDTR	B9EA	ALGRK
B3E5	EEDTR	B942	CLGDTR	B9EB	SLGRK
B3E7	ESDTR	B943	CLFDTR	B9F2	LOCR
B3E8	KXTR	B946	BCTGR	B9F4	NRK
B3E9	CGXTR	B949	CFXTR	B9F6	ORK
B3E9	CGXTRA	B94A	CLGXTR	B9F7	XRK
B3EA	CUXTR	B94B	CLFXTR	B9F8	ARK
B3EB	CSXTR	B951	CDFTR	B9F9	SRK
B3EC	CXTR	B952	CDLGTR	B9FA	ALRK
B3ED	EEXTR	B953	CDLFTR	B9FB	SLRK
B3EF	ESXTR	B959	CXFTR	BA	CS
B3F1	CDGTR	B95A	CXLGTR	BB	CDS
B3F1	CDGTRA	B95B	CXLFTTR	BD	CLM
B3F2	CDUTR	B960	CGRT	BE	STCM
B3F3	CDSTR	B961	CLGRT	BF	ICM
B3F4	CEDTR	B972	CRT	C00	LARL
B3F5	QADTR	B973	CLRT	C01	LGFI
B3F6	IEDTR	B980	NGR	C04	BRCL
B3F7	RRDTR	B981	OGR	C05	BRASL
B3F9	CXGTR	B982	XGR	C06	XIHF
B3F9	CXGTRA	B983	FLOGR	C07	XILF
B3FA	CXUTR	B984	LLGCR	C08	IIHF
B3FB	CXSTR	B985	LLGHR	C09	IILF
B3FC	CEXTR	B986	MLGR	C0A	NIHF
B3FD	QAXTR	B987	DLGR	C0B	NILF
B3FE	IEXTR	B988	ALCGR	C0C	OIHFI
B3FF	RRXTR	B989	SLBGR	C0D	OILF
B6	STCTL	B98A	CSPG	C0E	LLIHF
B7	LCTL	B98D	EPSW	C0F	LLILF
B900	LPGR	B98E	IDTE	C20	MSGFI
B901	LNGR	B98F	CRDTE	C21	MSFI
B902	LTGR	B990	TRTT	C24	SLGFI
B903	LCGR	B991	TRTO	C25	SLFI
B904	LGR	B992	TROT	C28	AGFI
B905	LURAG	B993	TROO	C29	AFI
B906	LGBR	B994	LLCR	C2A	ALGFI
B907	LGHR	B995	LLHR	C2B	ALFI
B908	AGR	B996	MLR	C2C	CGFI
B909	SGR	B997	DLR	C2D	CFI
B90A	ALGR	B998	ALCR	C2E	CLGFI
B90B	SLGR	B999	SLBR	C2F	CLFI
B90C	MSGR	B99A	EPAIR	C42	LLHRL
B90D	DSGR	B99B	ESAIR	C44	LGHRL
B90E	EREGG	B99D	ESEA	C45	LHRL
B90F	LRVGR	B99E	PTI	C46	LLGHRL
B910	LPGFR	B99F	SSAIR	C47	STHRL
B911	LNGFR	B9A2	PTF	C48	LGRL
B912	LTGFR	B9AA	LPTEA	C4B	STGRL
B913	LCGFR	B9AE	RRBM	C4C	LGFR
B914	LGFR	B9AF	PFMF	C4D	LRL
B916	LLGFR	B9B0	CU14	C4E	LLGFR
B917	LLGTR	B9B1	CU24	C4F	STRL
B918	AGFR	B9B2	CU41	C5	BPRP
B919	SGFR	B9B3	CU42	C60	EXRL
B91A	ALGFR	B9BD	TRTRE	C62	PFDR
B91B	SLGFR	B9BE	SRSTU	C64	CGHRL
B91C	MSGFR	B9BF	TRTE	C65	CHRL
B91D	DSGFR	B9C8	AHHHR	C66	CLGHRL
B91E	KMAC	B9C9	SHHHHR	C67	CLHRL
B91F	LRVR	B9CA	ALHHHR	C68	CGRL
B920	CGR	B9CB	SLHHHR	C6A	CLGRL

OpCode	Mnemonic
EC76	CRJ
EC77	CLRJ
EC7C	CGIJ
EC7D	CLGIJ
EC7E	CIJ
EC7F	CLIJ
ECD8	AHIK
ECD9	AGHIK
ECDA	ALHSIK
ECDB	ALGHSIK
ECE4	CGRB
ECE5	CLGRB
ECF6	CRB
ECF7	CLRB
ECFC	CGIB
ECFD	CLGIB
ECFE	CIB
ECFF	CLIB
ED04	LDEB
ED05	LXDB
ED06	Lxeb
ED07	MXDB
ED08	KEB
ED09	CEB
ED0A	AEB
ED0B	SEB
ED0C	MDEB
ED0D	DEB
ED0E	MAEB
ED0F	MSEB
ED10	TCEB
ED11	TCDB
ED12	TCXB
ED14	SQEB
ED15	SQDB
ED17	MEEB
ED18	KDB
ED19	CDB
ED1A	ADB
ED1B	SDB
ED1C	MDB
ED1D	DDB
ED1E	MADB
ED1F	MSDB
ED24	LDE
ED25	LXD
ED26	LXE
ED2E	MAE
ED2F	MSE
ED34	SQE
ED35	SQD
ED37	MEE
ED38	MAYL
ED39	MYL
ED3A	MAY
ED3B	MY
ED3C	MAYH
ED3D	MYH
ED3E	MAD
ED3F	MSD
ED40	SLDT
ED41	SRDT
ED48	SLXT
ED49	SRXT
ED50	TDCET
ED51	TDGET
ED54	TDCDT
ED55	TDGDT
ED58	TDCXT
ED59	TDGXT
ED64	LEY
ED65	LDY
ED66	STEY
ED67	STDY
EDA8	CZDT
EDA9	CZXT

OpCode	Mnemonic
EDAA	CDZT
EDAB	CXZT
EE	PLO
EF	LMD
F0	SRP
F1	MVO
F2	PACK
F3	UNPK
F8	ZAP
F9	CP
FA	AP
FB	SP
FC	MP
FD	DP

Condition Codes

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
General Instructions				
Add	Zero	< Zero	> Zero	Overflow
Add Halfword	Zero	< Zero	> Zero	Overflow
Add Halfword Immediate	Zero	< Zero	> Zero	Overflow
Add High	Zero	< Zero	> Zero	Overflow
Add Immediate	Zero	< Zero	> Zero	Overflow
Add Immediate High	Zero	< Zero	> Zero	Overflow
Add Logical	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
Add Logical High	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
Add Logical Immediate	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
Add Logical with Carry	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
Add Logical with Signed Immediate	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
Add Logical with Signed Immediate High	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
AND	Zero	Not zero	—	—
AND Immediate	ANDed bits zero	ANDed bits not zero	—	—
Checksum	Checksum complete	—	—	CPU-determined completion
Cipher Message	Normal completion	Verification mismatch	—	Partial completion
Cipher Message with Chaining	Normal completion	Verification mismatch	—	Partial completion
Cipher Message with CFB	Normal completion	Verification mismatch	—	Partial completion
Cipher Message with Counter	Normal completion	Verification mismatch	—	Partial completion
Cipher Message with OFB	Normal completion	Verification mismatch	—	Partial completion
Compare	Equal	First op low	First op high	—
Compare and Form Codeword	Equal	First op low and ctl = 0, or first op high and ctl = 1	First op high and ctl = 0, or first op low and ctl = 1	—
Compare and Swap	Equal	Not equal	—	—
Compare and Swap and Store	Equal	Not equal	—	—
Compare Double and Swap	Equal	Not equal	—	—
Compare Halfword	Equal	First op low	First op high	—
Compare Halfword Immediate	Equal	First op low	First op high	—
Compare Halfword Relative Long	Equal	First op low	First op high	—
Compare High	Equal	First op low	First op high	—
Compare Immediate	Equal	First op low	First op high	—
Compare Immediate High	Equal	First op low	First op high	—
Compare Logical	Equal	First op low	First op high	—
Compare Logical Characters under Mask	Equal, or Mask is zero	First op low	First op high	—
Compare Logical High	Equal	First op low	First op high	—
Compare Logical Immediate	Equal	First op low	First op high	—
Compare Logical Immediate High	Equal	First op low	First op high	—
Compare Logical Long	Equal	First op low	First op high	—
Compare Logical Long Extended	Equal	First op low	First op high	CPU-determined completion
Compare Logical Long Unicode	Equal	First op low	First op high	CPU-determined completion
Compare Logical Relative Long	Equal	First op low	First op high	—
Compare Logical String	Equal	First op low	First op high	CPU-determined completion
Compare Relative Long	Equal	First op low	First op high	—
Compare until Substring Equal	Equal sub-string	Last bytes equal	Last bytes unequal	CPU-determined completion

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Compression Call	Second op end	First op end, not second op end	—	CPU-determined completion
Compute Intermediate Message Digest	Normal completion	—	—	Partial completion
Compute Last Message Digest	Normal completion	—	—	Partial completion
Compute Message Authentication Code	Normal completion	Verification mismatch	—	Partial completion
Convert UTF-16 to UTF-32	Data processed	First op full	Invalid low surrogate	CPU-determined completion
Convert UTF-16 to UTF-8	Data processed	First op full	Invalid low surrogate	CPU-determined completion
Convert UTF-32 to UTF-16	Data processed	First op full	Invalid UTF-32 character	CPU-determined completion
Convert UTF-32 to UTF-8	Data processed	First op full	Invalid UTF-32 character	CPU-determined completion
Convert UTF-8 to UTF-16	Data processed	First op full	Invalid UTF-8 character	CPU-determined completion
Convert UTF-8 to UTF-32	Data processed	First op full	Invalid UTF-8 character	CPU-determined completion
Exclusive OR	Zero	Not zero	—	—
Exclusive OR Immediate	XORed bits zero	XORed bits not zero	—	—
Find Leftmost One	No one bit found	—	One bit found	—
Insert Characters under Mask	All zero, or mask is zero	Leftmost bit = 1	Not zero, but with leftmost bit = 0	—
Load and Test	Zero	< Zero	> Zero	—
Load Complement	Zero	< Zero	> Zero	Overflow
Load Negative	Zero	< Zero	—	—
Load Positive	Zero	—	> Zero	Overflow
Move Long	Operand lengths equal	First op shorter	First op longer	Overlap
Move Long Extended	Operand lengths equal	First op shorter	First op longer	CPU-determined completion
Move Long Unicode	Operand lengths equal	First op shorter	First op longer	CPU-determined completion
Move String	—	Second op moved	—	CPU-determined completion
OR	Zero	Not zero	—	—
OR Immediate	ORed bits zero	ORed bits not zero	—	—
Perform Cryptographic Computation	Normal completion	Verification mismatch	—	Partial completion
Perform Locked Operation (test bit zero)	Equal	First op not equal	First op equal, third op not equal	—
Perform Locked Operation (test bit one)	Code valid	—	—	Code invalid
Population Count	Zero	Not zero	—	—
Rotate Then AND Selected Bits	Selected bits zero	Selected bits not zero	—	—
Rotate Then Exclusive OR Selected Bits	Selected bits zero	Selected bits not zero	—	—
Rotate Then Insert Selected Bits	Zero	< zero	> zero	—
Rotate Then OR Selected Bits	Selected bits zero	Selected bits not zero	—	—
Search String, Search String Unicode	—	Character found	Character not found	CPU-determined completion
Set Program Mask	See Note	See Note	See Note	See Note
Shift Left (Double / Single)	Zero	< Zero	> Zero	Overflow

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Shift Right (Double / Single)	Zero	< Zero	> Zero	—
Store Clock (STCK, STCKE or STCKF)	Set state	Not-set state	Error state	Stopped state or not operational
Store Facility List Extended	Complete list stored	—	—	Incomplete list stored
Subtract	Zero	< Zero	> Zero	Overflow
Subtract Halfword	Zero	< Zero	> Zero	Overflow
Subtract High	Zero	< Zero	> Zero	Overflow
Subtract Logical	—	Not zero, borrow	Zero, no borrow	Not zero, no borrow
Subtract Logical High	—	Not zero, borrow	Zero, no borrow	Not zero, no borrow
Subtract Logical Immediate	—	Not zero, borrow	Zero, no borrow	Not zero, no borrow
Subtract Logical with Borrow	Zero, borrow	Not zero, borrow	Zero, no borrow	Not zero, no borrow
Test Addressing Mode	24-bit mode	31-bit mode	—	64-bit mode
Test and Set	Leftmost bit zero	Leftmost bit one	—	—
Test under Mask (TM)	All zeros, or mask is zero	Mixed 0's and 1's	—	All ones
Test under Mask (TMH, TMHH, TMHL, TML, TMLH, TMLL)	All zeros or mask is zero	Mixed 0's and 1's and leftmost bit zero	Mixed 0's and 1's and leftmost bit one	All ones
Test under Mask High, Low	All zeros or mask is zero	Mixed 0's and 1's and leftmost bit zero	Mixed 0's and 1's and leftmost bit one	All ones
Transaction Begin	Successful	—	—	—
Transaction End	In TX mode	—	Not in TX mode	—
Translate and Test, Translate and Test Reverse	All zeros	Not zero, scan incomplete	Not zero, scan complete	—
Translate and Test Extended, Translate and Test Reverse Extended	All selected function codes zero	Nonzero function code selected	—	CPU-determined completion
Translate Extended	Data processed	First op byte equal test byte	—	CPU-determined completion
Translate One to One, One to Two, Two to One, Two to Two	Character not found	Character found	—	CPU determined completion
Unpack ASCII	Sign plus	Sign minus	—	Sign invalid
Unpack Unicode	Sign plus	Sign minus	—	Sign invalid
Update Tree	Compare equal at current node on path	Path complete, no nodes compared equal	—	Path not complete and compared register negative
Decimal Instructions				
Add Decimal	Zero	< Zero	> Zero	Overflow
Compare Decimal	Equal	First op low	First op high	—
Edit	Zero	< Zero	> Zero	—
Edit and Mark	Zero	< Zero	> Zero	—
Shift and Round Decimal	Zero	< Zero	> Zero	Overflow
Subtract Decimal	Zero	< Zero	> Zero	Overflow
Test Decimal	Digits and sign valid	Sign invalid	Digit invalid	Sign and digit invalid
Zero and Add	Zero	< Zero	> Zero	Overflow
Floating-Point Instructions				
Add	Zero	< Zero	> Zero	NaN
Add Normalized	Zero	< Zero	> Zero	—
Add Unnormalized	Zero	< Zero	> Zero	—
Compare (BFP)	Equal	First op low	First op high	Unordered
Compare (HFP)	Equal	First op low	First op high	—
Compare and Signal	Equal	First op low	First op high	Unordered
Compare Biased Exponent	Equal	First op low	First op high	Unordered
Convert BFP to HFP	Zero	< Zero	> Zero	Special case
Convert HFP to BFP	Zero	< Zero	> Zero	Special case
Convert to Fixed	Zero	< Zero	> Zero	Special case
Convert to Logical	Zero	< Zero	> Zero	Special case
Convert to Zoned	Zero	< Zero	> Zero	Special case

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Divide to Integer	Remainder complete, quotient normal	Remainder complete, quotient overflow or NaN	Remainder incomplete, quotient normal	Remainder incomplete, quotient overflow or NaN
Load and Test (BFP)	Zero	< Zero	> Zero	Nan
Load and Test (HFP)	Zero	< Zero	> Zero	—
Load Complement (BFP)	Zero	< Zero	> Zero	Nan
Load Complement (HFP)	Zero	< Zero	> Zero	—
Load Negative (BFP)	Zero	< Zero	> Zero	—
Load Negative (HFP)	Zero	< Zero	—	Nan
Load Positive (BFP)	Zero	—	> Zero	Nan
Load Positive (HFP)	Zero	—	> Zero	—
Perform Floating-Point Operation (T=0)	Normal result	Nontrap exception	Trap exception	—
Perform Floating-Point Operation (T=1)	Function valid	—	—	Function invalid
Subtract	Zero	< Zero	> Zero	Nan
Subtract Normalized	Zero	< Zero	> Zero	—
Subtract Unnormalized	Zero	< Zero	> Zero	—
Test Data Class	Zero (no match)	One (match)	—	—
Test Data Group	Zero (no match)	One (match)	—	—
Control Instructions				
Compare and Replace DAT Table Entry	Equal	Not equal	—	—
Compare and Swap and Purge	Equal	Not equal	—	—
Diagnose	See note	See note	See note	See note
Extract Stacked State	Branch state entry	Program call state entry	—	—
Insert Address Space Control	Primary space mode	Secondary space mode	Access register mode	Homespace mode
Load Address Space Parameters	Parameters loaded	Primary not available	Secondary not authorized or not available	Spaceswitch event
Load Page-Table-Entry Address	Address returned; STE.P=0	Address returned; STE.P=1	Invalid bit on in RTE or STE.	Exception condition exists.
Load PSW	See note	See note	See note	See note
Load PSW Extended	See note	See note	See note	See note
Load Real Address	Translation available	Segmentable entry invalid	Pagetable entry invalid	See note
Move Page	Data moved	First op invalid, both valid in ES, locked, or ES error	Second op invalid	—
Move to Primary	Length ≤ 256	—	—	Length > 256
Move to Secondary	Length ≤ 256	—	—	Length > 256
Move with Key	Length ≤ 256	—	—	Length > 256
Move with Optional Specifications	Length ≤ 4096	—	—	Length > 4096
Page In	Operation completed	ES data error	—	ES block not available
Page Out	Operation completed	ES data error	—	ES block not available
Perform Timing Facility Function	Function performed	—	—	Function not available
Perform Topology Function	Initiated	—	Rejected	—
Program Return	See note	See note	See note	See note
Reset Reference Bit Extended	Ref = 0, Chg = 0	Ref = 0, Chg = 1	Ref = 1, Chg = 0	Ref = 1, Chg = 1
Resume Program	See note	See note	See note	See note
Set Clock	Set	Secure	—	Not operational
Signal Processor	Accepted	Status stored	Busy	Not operational
Store System Information	Info provided	—	—	Info not available
Test Access	ALET = 0	ALET uses DUALD	ALET uses PSALD	ALET = 1 or causes ART exception
Test Block	Usable	Unusable	—	—

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Test Protection	Fetch and store allowed	Fetch allowed; no store allowed	No fetch or store allowed	Translation not available
Input/Output Instructions				
Cancel Subchannel	Function started	—	—	Not operational
Clear Subchannel	Function started	—	—	Not operational
Halt Subchannel	Function started	Nonintermediate status pending	Busy	Not operational
Modify Subchannel	Function executed	Status pending	Busy	Not operational
Reset Channel Path	Function started	—	Busy	Not operational
Resume Subchannel	Function started	Status pending	Not applicable	Not operational
Start Subchannel	Function started	Status pending	Busy	Not operational
Store Channel Report Word	CRW stored	Zeros stored	—	—
Store Subchannel	SCHIB stored	—	—	Not operational
Test Pending Interruption	Interruption not pending	Interruption code stored	—	—
Test Subchannel	IRB stored; not status pending	IRB stored; status pending	—	Not operational

Notes:

For Diagnose, the resulting condition code is model-dependent.

For Load Real Address, condition code 3 is set if address-space-control element not available, region-table entry outside table or invalid, segment-table entry outside table, or, for LRA in 24- or 31-bit mode when bits 0-32 of entry address not all zeros, segment- or page-table entry invalid.

For Load PSW, Load PSW Extended, and Resume Program, the condition code is loaded from the condition-code field of the second operand.

For Set Program Mask, the condition code is loaded from bit positions 2 and 3 of the first operand.

Assembler Instructions

Function	Mnemonic	Meaning
Option control	*PROCESS ACONTROL	Specify assembler options Dynamically modify options
Data definition	CCW CCW0 CCW1 DC DS	Define channel command word Define format-0 channel command word Define format-1 channel command word Define constant Define storage
Program sectioning and linking	ALIAS AMODE CATTR COM CSECT CXD DSECT DXD ENTRY EXTRN LOCTR RMODE RSECT START WXTRN XATTR	Rename external symbol Specify addressing mode Define class/part name and attributes Identify common control section Identify control section Cumulative length of external dummy section Identify dummy section Define external dummy section Identify entry-point symbol Identify external symbol Specify multiple location counters Specify residence mode Identify read-only control section Start assembly Identify weak external symbol Declare external symbol attributes
Base register assignment	DROP USING	Drop base address register Use base address and register
Control of listing	AEJECT ASPACE	Start new page in macro definition Space lines in macro definition

Function	Mnemonic	Meaning
	CEJECT EJECT PRINT SPACE TITLE	Conditional start new page Start new page Control listing contents Space listing Identify assembly output
Program control	ADATA CNOP COPY END EQU EXITCTL ICTL ISEQ LTORG OPSYN ORG POP PUNCH PUSH REPRO	Provide data for SYSADATA file Conditional no operation Copy predefined source coding End assembly Equate symbol Program control data for I/O exits Input format control Input sequence checking Begin literal pool Equate operation code Set location counter Restore ACONTROL, PRINT, or USING status Punch a record Save current ACONTROL, PRINT, or USING status Reproduce following record
Conditional assembly	ACTR AGO AIF AINERT ANOP AREAD GBLA GBLB GBLC LCLA LCLB LCLC MHELP MNOTE SETA SETAF SETB SETC SETCF	Conditional assembly branch counter Unconditional branch Conditional branch Create input record Assembly no operation Assign input record to SETC symbol Define global SETA symbol Define global SETB symbol Define global SETC symbol Define local SETA symbol Define local SETB symbol Define local SETC symbol Trace macro flow Generate message Set arithmetic variable symbol Set arithmetic variable symbol from external function Set binary variable symbol Set character variable symbol Set character variable symbol from external function
Macro definition	MACRO MEND MEXIT	Macro definition header Macro definition trailer Macro expansion exit

Source: SC26-4940.

Extended-Mnemonic Instructions for Branch on Condition

Use	Extended Mnemonic* (RX or RR)	Meaning	Machine Instr.* (RX or RR)
Control	B or BR NOP or NOPR	Unconditional branch No operation	BC or BCR 15, BC or BCR 0,
After Compare Instructions (A:B)	BH or BHR	Branch on A High	BC or BCR 2,
	BL or BLR	Branch on A Low	BC or BCR 4,
	BE or BER	Branch on A Equal B	BC or BCR 8,
	BNH or BNHR	Branch on A Not High	BC or BCR 13,
	BNL or BNLR	Branch on A Not Low	BC or BCR 11,
	BNE or BNER	Branch on A Not Equal B	BC or BCR 7,
After Arithmetic Instructions	BP or BPR	Branch on Plus	BC or BCR 2,
	BM or BMR	Branch on Minus	BC or BCR 4,
	BZ or BZR	Branch on Zero	BC or BCR 8,
	BO or BOR	Branch on Overflow	BC or BCR 1,
	BNP or BNPR	Branch on Not Plus	BC or BCR 13,
	BNM or BNMR	Branch on Not Minus	BC or BCR 11,
	BNZ or BNZR	Branch on Not Zero	BC or BCR 7,
	BNO or BNOR	Branch on No Overflow	BC or BCR 14,
After Test under Mask Instruction	BO or BOR	Branch if Ones	BC or BCR 1,
	BM or BMR	Branch if Mixed	BC or BCR 4,
	BZ or BZR	Branch if Zeros	BC or BCR 8,
	BNO or BNOR	Branch if Not Ones	BC or BCR 14,
	BNM or BNMR	Branch if Not Mixed	BC or BCR 11,

Use	Extended Mnemonic* (RX or RR)	Meaning	Machine Instr.* (RX or RR)
	BNZ or BNZR	Branch if Not Zeros	BC or BCR 7,

Source: SC26-4940.

* Second operand, not shown, is D₂ (X₂, B₂) for RX format and R₂ for RR format.

Extended-Mnemonic Instructions for Relative-Branch Instructions

Use	Extended Mnemonic	Meaning	Machine Instr.
General	BRU or J	Unconditional Branch Relative	BRC 15,I ₂
Branch Rel. on Condition	BRUL or JLU	Unconditional Branch Relative	BRCL 15,I ₂
	JNOP*	No Operation	BRC 0,I ₂
After Compare Instructions	BRH or JH*	Branch Relative on A High	BRC 2,I ₂
	BRL or JL*	Branch Relative on A Low	BRC 4,I ₂
	BRE or JE*	Branch Relative on A Equal B	BRC 8,I ₂
	BRNH or JNH*	Branch Relative on A Not High	BRC 13,I ₂
	BRNL or JNL*	Branch Relative on A Not Low	BRC 11,I ₂
	BRNE or JNE*	Branch Relative on A Not Equal B	BRC 7,I ₂
After Arithmetic Instructions	BRP or JP*	Branch Relative on Plus	BRC 2,I ₂
	BRM or JM*	Branch Relative on Minus	BRC 4,I ₂
	BRZ or JZ*	Branch Relative on Zero	BRC 8,I ₂
	BRO or JO*	Branch Relative on Overflow	BRC 1,I ₂
	BRNP or JNP*	Branch Relative on Not Plus	BRC 13,I ₂
	BRNM or JNM*	Branch Relative on Not Minus	BRC 11,I ₂
	BRNZ or JNZ*	Branch Relative on Not Zero	BRC 7,I ₂
	BRNO or JNO*	Branch Relative on No Overflow	BRC 14,I ₂
After Test under Mask Instruction	BRO or JO*	Branch Relative if Ones	BRC 1,I ₂
	BRM or JM*	Branch Relative if Mixed	BRC 4,I ₂
	BRZ or JZ*	Branch Relative if Zeros	BRC 8,I ₂
	BRNO or JNO*	Branch Relative if Not Ones	BRC 14,I ₂
	BRNM or JNM*	Branch Relative if Not Mixed	BRC 11,I ₂
	BRNZ or JNZ*	Branch Relative if Not Zeros	BRC 7,I ₂
Other Branch Relative Instructions	JAS	Branch Relative and Save	BRAS R ₁ ,I ₂
	JASL	Branch Relative and Save Long	BRASL R ₁ ,I ₂
	JCT	Branch Relative on Count (32)	BRCT R ₁ ,I ₂
	JCTG	Branch Relative on Count (64)	BRCTG R ₁ ,I ₂
	JXH	Branch Relative on Index High (32)	BRXH R ₁ ,R ₃ ,I ₂
	JXHG	Branch Relative on Index High (64)	BRXHG R ₁ ,R ₃ ,I ₂
	JXLE	Br. Rel. on Index Low or Equal (32)	BRXLE R ₁ ,R ₃ ,I ₂
	JXLEG	Br. Rel. on Index Low or Equal (64)	BRXLG R ₁ ,R ₃ ,I ₂

Source: SC26-4940.

* To obtain BRCL instead of BRC, add L at the end of the B mnemonic or insert L after the J of the J mnemonic. For example, change BRNZ or JNZ to BRNZA or JNZA.

Extended-Mnemonic Suffixes for Compare-and-Branch and Compare-and-Trap Instructions

Suffix	Meaning	M ₃ Value	Suffix	Meaning	M ₃ Value
H	High	2	NH	Not High	13
L	Low	4	NL	Not Low	11
E	Equal	8	NE	Not Equal	7

Explanation:

These suffixes may be appended to the following mnemonics: CGIB, CGIJ, CGIT, CGRB, CGRJ, CGRT, CIB, CIJ, CIT, CLFIT, CLGIB, CLGIJ, CLGIT, CLGRB, CLGRJ, CLGRT, CLGT, CLIB, CLIJ, CLRIB, CLRJ, CLRT, CLT, CRB, CRJ, CRT. When the suffix is coded, the M₃ operand must be omitted.

Extended-Mnemonic Suffixes for Rotate-Then-Insert/AND/OR/XOR-Selected-Bits Instructions

Extended Mnemonic	Meaning
RISBGZ	Set the zero-remining-bits control (bit 0 of the I ₄ field) to one.
RISBGHZ	Set the zero-remining-bits control (bit 0 of the I ₄ field) to one.
RISBLGZ	Set the zero-remining-bits control (bit 0 of the I ₄ field) to one.

Extended Mnemonic	Meaning
RNSBGT	Set the test-results control (bit 0 of the I ₃ field) to one.
ROSBGT	Set the test-results control (bit 0 of the I ₃ field) to one.
RXSBGT	Set the test-results control (bit 0 of the I ₃ field) to one.

CNOP Alignment

Quadword															
Doubleword								Doubleword							
Fullword		Fullword		Fullword		Fullword		Fullword		Fullword		Fullword		Fullword	
Halfword	Halfword	Halfword	Halfword	Halfword	Halfword	Halfword	Halfword	Halfword	Halfword	Halfword	Halfword	Halfword	Halfword	Halfword	Halfword
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
0,4	2,4	0,4	2,4	0,4	2,4	0,4	2,4	0,4	2,4	0,4	2,4	0,4	2,4	0,4	2,4
0,8	2,8	4,8	6,8	0,8	2,8	4,8	6,8	0,8	2,8	4,8	6,8	0,8	2,8	4,8	6,8
0,16	2,16	4,16	6,16	8,16	10,16	12,16	14,16	8,16	10,16	12,16	14,16	8,16	10,16	12,16	14,16

Summary of Constants

Type	Implied Length, Bytes	Default Alignment	Format	Truncation/ Padding
A	4	Word	Value of address or expression	Left
AD	8	Doubleword	Value of address or expression	Left
B	-	Byte	Binary digits	Left
C	-	Byte	Characters	Right
CA	-	Byte	Characters (ASCII)	Right
CE	-	Byte	Characters (EBCDIC)	Right
CU	Even	Byte	Characters, translated to Unicode	Right
D	8	Doubleword	Long hex floating point	Right
DB	8	Doubleword	Long binary floating point	Right
DD	8	Doubleword	Long decimal floating point	Right
DH	8	Doubleword	Long hex floating point	Right
E	4	Word	Short hex floating point	Right
EB	4	Word	Short binary floating point	Right
ED	4	Word	Short decimal floating point	Right
EH	4	Word	Short hex floating point	Right
F	4	Word	Fixed-point binary	Left
FD	8	Doubleword	Fixed-point binary	Left
G	Even	Byte	Graphic (double-byte) characters	Right
H	2	Halfword	Fixed-point binary	Left
J	4	Word	Symbol naming a DXD, DSECT, or class	Left
JD	8	Doubleword	Symbol naming a DXD, DSECT, or class	Left
L	16	Doubleword	Extended hex floating point	Right
LB	16	Doubleword	Extended binary floating point	Right
LD	16	Doubleword	Extended decimal floating point	Right
LH	16	Doubleword	Extended hex floating point	Right
LQ	16	Quadword	Extended hex floating point	Right
P	-	Byte	Packed decimal	Left
Q	4	Word	Symbol naming a DXD, DSECT, or part	Left
QD	8	Doubleword	Symbol naming a DXD, DSECT, or part	Left
QY	3	Halfword	Symbol naming a DXD, DSECT, or part in long-displacement form	-
R	4	Word	PSECT address value	Left
RD	8	Doubleword	PSECT address value	Left
S	2	Halfword	Address in base-displacement form	-
SY	3	Halfword	Address in base-and-long-displacement form	-
V	4	Word	Externally defined address value	-
VD	8	Doubleword	Externally defined address value	-
X	-	Byte	Hexadecimal digits	Left
Y	2	Halfword	Value of address or expression	Left
Z	-	Byte	Zoned decimal	Left

Source: SC26-4940.

Fixed Storage Locations

Area (Dec)	Addr Type	Hex Addr	Function
128-131	R	80	External-interruption parameter
132-133	R	84	CPU address associated with external interruption, or zeros
134-135	R	86	External-interruption code (see table on page 37)
136-139	R	88	SVC-interruption identification: 0-12 zeros, 13-14 ILC, 15 zero, 16-31 code
140-143	R	8C	Program-interruption identification: 0-12 zeros, 13-14 ILC, 15 zero, 16-31 code (see table on page 37)
144-147	R	90	Data-exception code: 0-23 zeros, 24-31 code (see table on page 38)
148-149	R	94	Monitor-class number: 0-7 zeros, 8-15 number
150-151	R	96	PER code, ATMID, AI (see table on page 40)
152-159	R	98	PER address
160	R	A0	Exception access identification: 0-3 zeros, 4-7 access-register number
161	R	A1	PER access identification: 0-3 zeros, 4-7 access-register number
162	R	A2	Operand access identification (if page-translation exception recognized by MOVE PAGE): 0-3 R ₁ , 4-7 R ₂
163	A/R	A3	Store-status/machine-check architectural-mode identification: 0-6 zeros, 7 one
168-175	R	A8	Translation-exception identification (see table on page 38)
176-183	R	B0	Monitor code
184-187	R	B8	Subsystem-identification word: 0-12 zeros, 13-14 SSID, 15 one, 16-31 subchannel number
188-191	R	BC	I/O-interruption parameter
192-195	R	C0	I/O-interruption-identification word: 0-1 zeros, 2-4 I/O-interruption subclass, 5-31 zeros
200-203	R	C8	STFL facility list (see "Facility Indications" on page 41)
232-239	R	E8	Machine-check-interruption code (see diagram on page 40)
244-247	R	F4	External-damage code (see diagram on page 40)
248-255	R	F8	Failing-storage address
272-279	R	110	Breaking-event address
288-303	R	120	Restart old PSW
304-319	R	130	External old PSW
320-335	R	140	Supervisor-call old PSW
336-351	R	150	Program old PSW
352-367	R	160	Machine-check old PSW
368-383	R	170	Input/output old PSW
416-431	R	1A0	Restart new PSW
432-447	R	1B0	External new PSW
448-463	R	1C0	Supervisor-call new PSW
464-479	R	1D0	Program new PSW
480-495	R	1E0	Machine-check new PSW
496-511	R	1F0	Input/output new PSW
4544-4607	R	11C0	Available for programming
4608-4735	A/R	1200	Store-status/machine-check floating-point-register save area
4736-4863	A/R	1280	Store-status/machine-check general-register save area
4864-4879	A/R	1300	Store-status PSW save area or machine-check fixed-logout area*
4888-4891	A	1318	Store-status prefix save area
4892-4895	A/R	131C	Store-status/machine-check floating-point-control-register save area
4900-4903	A/R	1324	Store-status/machine-check TOD-programmable-register save area
4904-4911	A/R	1328	Store-status/machine-check CPU-timer save area
4913-4919	A/R	1331	Store-status/machine-check clock-comparator bits 0-55 save area (zeros at 4912)
4928-4991	A/R	1340	Store-status/machine-check access-register save area
4992-5119	A/R	1380	Store-status/machine-check control-register save area
6144-6399	R	1800	Program-interruption TDB (see diagram on page 62)

A Absolute address.

R Real address.

A/R A if store status; R if machine check.

* Contents may vary among models; see System Library manuals.

External-Interruption Codes

At real-storage locations 134-135 (86-87 hex)

Code (Hex)	Condition
0040	Interrupt key
1004	Clock comparator
1005	CPU timer
1200	Malfunction alert
1201	Emergency signal
1202	External call
1406	ETR
2401	Service signal

Program-Interruption Codes

At real-storage locations 142-143 (8E-8F hex)

Code (Hex)	Condition	ILC Set	Instr. Ending
0001	Operation exception	1 2 3	S
0002	Privileged-operation exception	2 3	S
0003	Execute exception	2	S
0004	Protection exception	1 2 3	S T
0005	Addressing exception	1 2 3	S T
0006	Specification exception	0 1 2 3	C S
0007	Data exception	1 2 3	C S T
0008	Fixed-point-overflow exception	1 2 3	C
0009	Fixed-point-divide exception	1 2 3	C S
000A	Decimal-overflow exception	2 3	C
000B	Decimal-divide exception	2 3	S
000C	HFP-exponent-overflow exception	1 2 3	C
000D	HFP-exponent-underflow exception	1 2 3	C
000E	HFP-significance exception	1 2	C
000F	HFP-floating-point-divide exception	1 2	S
0010	Segment-translation exception	1 2 3	N
0011	Page-translation exception	1 2 3	N
0012	Translation-specification exception	1 2 3	S
0013	Special-operation exception	1 2 3	S
0015	Operand exception	2	S
0016	Trace-table exception	1 2	N
0018	Transaction constraint	1 2 3	S
001C	Space-switch event	0 1 2	C
001D	HFP-square-root exception	2	S
001F	PC-translation-specification exception	2	S
0020	AFX-translation exception	1 2	N
0021	ASX-translation exception	1 2	N
0022	LX-translation exception	2	N
0023	EX-translation exception	2	N
0024	Primary-authority exception	2	N
0025	Secondary-authority exception	1 2	N
0026	LFX-translation exception	2	N
0027	LSX-translation exception	2	N
0028	ALET-specification exception	1 2 3	S
0029	ALEN-translation exception	1 2 3	N
002A	ALE-sequence exception	1 2 3	N
002B	ASTE-validity exception	1 2 3	N
002C	ASTE-sequence exception	1 2 3	N
002D	Extended-authority exception	1 2 3	N
002E	LSTE sequence	2	N
002F	ASTE instance	1 2 3	N
0030	Stack-full exception	2	N
0031	Stack-empty exception	1 2	N
0032	Stack-specification exception	1 2	N
0033	Stack-type exception	1 2	N
0034	Stack-operation exception	1 2	N

Code (Hex)	Condition	ILC Set	Instr. Ending
0038	ASCE-type exception	1 2 3	N
0039	Region-first-translation exception	1 2 3	N
003A	Region-second-translation exception	1 2 3	N
003B	Region-third-translation exception	1 2 3	N
0040	Monitor event	2	C
0080	PER basic event (code may be combined with another code)	0 1 2 3	C
0080	PER nullification event	0	N
0119	Crypto-operation exception	2	N
0200	Transactional-execution-aborted event	1 2 3	C

C Completed

ILC Instruction-length code

N Nullified

S Suppressed

T Terminated

Data-Exception Code (DXC)

At real-storage location 147 (93 hex) and in byte 2 of floating-point-control register

Code (Hex)	Data Exception
00	Decimal operand
01	AFP register
02	BFP instruction
03	DFP instruction
08	IEEE inexact and truncated
0B	IXS inexact
0C	IEEE inexact and incremented
10	IEEE underflow, exact
13	IXS underflow, exact
18	IEEE underflow, inexact and truncated
1B	IXS underflow, inexact
1C	IEEE underflow, inexact and incremented
20	IEEE overflow, exact
23	IXS overflow, exact
28	IEEE overflow, inexact and truncated
2B	IXS overflow, inexact
2C	IEEE overflow, inexact and incremented
40	IEEE division by zero
43	IXS division by zero
80	IEEE invalid operation
83	IXS invalid operation
FF	Compare-and-trap or load-and-trap instruction

PER Code, ATMID, and AI

At real-storage locations 150-151

PER Code	ATMID	AI
0	8	14 15

Program-Event-Recording (PER Code)		Addressing and-Translation-Mode ID (ATMID)	
Bit	Meaning	Bit	Meaning
0	Successful-branching event	8	PSW bit 31
1	Instruction-fetching event	9	ATMID-validity bit
2	Storage-alteration event	10	PSW bit 32
3	Reserved	11	PSW bit 5
4	Store-using-real-address event	12-13	PSW bits 16-17
5	Zero-address-detection event	PER ASCE Identification (AI)	
6	Transaction-end event	14-15	0 - primary; 1 - AR-specified; 2 - secondary; 3 - home
7	Instruction-fetch-nullification event		

Translation-Exception Identification

At real-storage locations 168-175 (A8-AF hex)

Inter- ruption Code (Hex)	Exception or Event	Format of Information Stored*
0004	Protection	If 61 zero: rest unpredictable If 61 one: suppression, 0-51 address; 52-53 access-exception fetch/store indication; if DAT was on, 60 one if access-list-controlled protection, 62-63 ASCE identification, rest unpredictable, location 160 valid; if DAT was off, rest unpredictable
0010	Segment translation	0-51 address; 52-53 access-exception fetch/store indication; 54-61 unpredictable, 62-63 ASCE identification
0011	Page translation	0-51 address; 52-53 access-exception fetch/store indication; 54-60 unpredictable, if 61, zero, not MOVE PAGE; if 61 one, MOVE PAGE (see location 162); 62-63 ASCE identification
001C	Space switch	From primary-space mode: 32 old primary-space-switch-event control, 33-47 zeros, 48-63 old PASN From home-space mode: 32 home-space-switch-event control, 33-63 zeros
0020	AFX translation	32-47 zeros, 48-63 address-space number
0021	ASX translation	32-47 zeros, 48-63 address-space number
0022	LX translation	32-43 zeros, 44-63 program-call number
0023	EX translation	32-43 zeros, 44-63 program-call number
0024	Primary authority	32-47 zeros, 48-63 address-space number
0025	Secondary authority	32-47 zeros, 48-63 address-space number
0026	LFX translation	When bit 44 is 0: 32-43 zeros, 44-63 program-call number.
0027	LSX translation	When bit 44 is 1, 32-63 program-call number
0038	ASCE type	0-51 address; 52-53 access-exception fetch/store indication; 54-61 unpredictable, 62-63 ASCE identification
0039	Region-first translation	0-51 address; 52-53 access-exception fetch/store indication; 54-61 unpredictable, 62-63 ASCE identification
003A	Region-second translation	0-51 address; 52-53 access-exception fetch/store indication; 54-61 unpredictable, 62-63 ASCE identification
003B	Region-third translation	0-51 address; 52-53 access exception fetch/store indication; 54-61 unpredictable, 62-63 ASCE identification

* Bits 0-31 (bytes 168-171) unchanged if not described.

Machine-Check Interruption Code

At real-storage locations 232-239 (E8-EF hex)

S	P	S	C	E	D	C	C			S	D	W	M	P	I		E	G	C			
D	D	R	0	D	D	0	G	W	P	S	P	K	0	0	B	0	S E C K E S P S M A	F A	0	C F P R R	0	
0																					ST	
I	A							P							C							
E	R	D	A	0	0	0	0	0	0	0	R	F C A P	0	C T C	0	0	0	0	0	0	0	
32	35							40	42						46	48					56	63

Bit	Meaning
0	(SD) System damage
1	(PD) Instruction-processing damage
2	(SR) System recovery
4	(CD) Timing-facility damage
5	(ED) External damage
7	(DG) Degradation
8	(W) Warning
9	(CP) Channel report pending
10	(SP) Service-processor damage
11	(CK) Channel-subsystem damage
14	(B) Backed up
16	(SE) Storage error uncorrected
17	(SC) Storage error corrected
18	(KE) Storage-key error uncorrected
19	(DS) Storage degradation
20	(WP) PSW-MWP validity
21	(MS) PSW mask and key validity
22	(PM) PSW program-mask and condition-code validity
23	(IA) PSW-instruction-address validity
24	(FA) Failing-storage-address validity
26	(EC) External-damage-code validity
27	(FP) Floating-point-register validity
28	(GR) General-register validity
29	(CR) Control-register validity
31	(ST) Storage logical validity
32	(IE) Indirect storage error
33	(AR) Access-register validity
34	(DA) Delayed-access exception
42	(PR) TOD-programmable-register validity
43	(FC) Floating-point-control-register validity
44	(AP) Ancillary report
46	(CT) CPU-timer validity
47	(CC) Clock-comparator validity

External-Damage Code

At real-storage address 244-247 (F4-F7 hex)

0	0	0	0	0	0	0	0	X	N	X	F	0	0	0	0	0	0	0	0	0	0	0	
0																							

Bit	Meaning
8	(XN) Expanded storage not operational
9	(XF) Expanded-storage control failure

Facility Indications

The first 32 facility indications are stored at real-storage locations 200-203 (C8-CB hex) by STFL; the specified number of doublewords of facility indications are stored at second-operand location by STFLE.

Bit	Meaning when Bit is One
0	The instructions marked "N3" in the instruction-summary figures in Chapters 7 and 10 are installed.
1	The z/Architecture architectural mode is installed.
2	The z/Architecture architectural mode is active. When this bit is zero, the ESA/390 architectural mode is active.
3	The DAT-enhancement facility is installed in the z/Architecture architectural mode. The DAT-enhancement facility includes the INVALIDATE DAT TABLE ENTRY (IDTE) and COMPARE AND SWAP AND PURGE (CSPG) instructions.
4	INVALIDATE DAT TABLE ENTRY (IDTE) performs the invalidation-and-clearing operation by selectively clearing TLB segment-table entries when a segment-table entry or entries are invalidated. IDTE also performs the clearing-by-ASCE operation. Unless bit 4 is one, IDTE simply purges all TLBs. Bit 3 is one if bit 4 is one.
5	INVALIDATE DAT TABLE ENTRY (IDTE) performs the invalidation-and-clearing operation by selectively clearing TLB region-table entries when a region-table entry or entries are invalidated. Bits 3 and 4 are ones if bit 5 is one.
6	The ASN-and-LX reuse facility is installed in the z/Architecture architectural mode.
7	The store-facility-list-extended facility is installed.
8	The enhanced-DAT facility 1 is installed in the z/Architecture architectural mode.
9	The sense-running-status facility is installed in the z/Architecture architectural mode.
10	The conditional-SSKE facility is installed in the z/Architecture architectural mode.
11	The configuration-topology facility is installed in the z/Architecture architectural mode.
13	The IPTE-range facility is installed in the z/Architecture architectural mode.
14	The nonquiescing key-setting facility is installed in the z/Architecture architectural mode.
16	The extended-translation facility 2 is installed.
17	The message-security assist is installed.
18	The long-displacement facility is installed in the z/Architecture architectural mode.
19	The long-displacement facility has high performance. Bit 18 is one if bit 19 is one.
20	The HFP-multiply-add/subtract facility is installed.
21	The extended-immediate facility is installed in the z/Architecture architectural mode.
22	The extended-translation facility 3 is installed in the z/Architecture architectural mode.
23	The HFP-unnormalized-extension facility is installed in the z/Architecture architectural mode.
24	The ETF2-enhancement facility is installed.
25	The store-clock-fast facility is installed in the z/Architecture architectural mode.
26	The parsing-enhancement facility is installed in the z/Architecture architectural mode.
27	The move-with-optional-specifications facility is installed in the z/Architecture architectural mode.
28	The TOD-clock-steering facility is installed in the z/Architecture architectural mode.
30	The ETF3-enhancement facility is installed in the z/Architecture architectural mode.
31	The extract-CPU-time facility is installed in the z/Architecture architectural mode.
32	The compare-and-swap-and-store facility is installed in the z/Architecture architectural mode.
33	The compare-and-swap-and-store facility 2 is installed in the z/Architecture architectural mode.
34	The general-instructions-extension facility is installed in the z/Architecture architectural mode.
35	The execute-extensions facility is installed in the z/Architecture architectural mode.
36	The enhanced-monitor facility is installed in the z/Architecture architectural mode.
37	The floating-point extension facility is installed in the z/Architecture architectural mode.
39	Assigned to IBM internal use.
40	The set-program-parameters facility is installed in the z/Architecture architectural mode.
41	The floating-point-support-enhancement facilities (FPR-GR-loading, FPS-sign-handling, and DFP-rounding) are installed in the z/Architecture architectural mode.
42	The DFP (decimal-floating-point) facility is installed in the z/Architecture architectural mode.
43	The DFP (decimal-floating-point) facility has high performance. Bit 42 is one if bit 43 is one.
44	The PFPO instruction is installed in the z/Architecture architectural mode.
45	The distinct-operands, fast-BCR-serialization, high-word, load/store-on-condition, and population-count facilities and interlocked-access facility 1 are installed in the z/Architecture architectural mode.
47	The CMPSC-enhancement facility is installed in the z/Architecture architectural mode.

Bit	Meaning when Bit is One
48	The decimal-floating-point zoned-conversion facility is installed in the z/Architecture architectural mode.
49	The execution-hint, load-and-trap, miscellaneous-instruction-extensions and processor-assist facilities, are installed in the z/Architecture architectural mode.
50	The constrained transactional-execution facility is installed in the z/Architecture architectural mode. This bit is meaningful only when bit 73 is one.
51	The local-TLB-clearing facility is installed in the z/Architecture architectural mode.
52	The interlocked-access facility 2 is installed.
66	The reset-reference-bits-multiple facility is installed in the z/Architecture architectural mode.
67	The CPU-measurement counter facility is installed in the z/Architecture architectural mode.
68	The CPU-measurement sampling facility is installed in the z/Architecture architectural mode.
73	The transactional-execution facility is installed in the z/Architecture architectural mode. Bit 49 is one when bit 73 is one.
75	The access-exception-fetch/store-indication facility is installed in the z/Architecture architectural mode.
76	The message-security-assist-extension-3 facility is installed in the z/Architecture architectural mode.
77	The message-security-assist-extension-4 facility is installed in the z/Architecture architectural mode.
78	The enhanced-DAT facility 2 is installed in the z/Architecture architectural mode.

Control Registers

CR	Bits	Name of Field	Associated with	Init*
0	8	Transactional-execution control	Transactional-execution	0
0	9	Program-interruption filtering override	Transactional-execution	0
0	32	Trace TOD-clock control	TOD clock	0
	33	SSM-suppression control	SSM instruction	0
	34	TOD-clock-sync control	TOD clock	0
	35	Low-address-protection control	Low-address protection	0
	36	Extraction-authority control	Instruction authorization	0
	37	Secondary-space control	Instruction authorization	0
	38	Fetch-protection-override control	Key-controlled protection	0
	39	Storage-protection-override control	Key-controlled protection	0
	40	Enhanced-DAT-enablement control	Dynamic address translation	0
	44	ASN-and-LX-reuse control	Instruction authorization	0
	45	AFP-register control	Floating point	0
	48	Malfunction-alert subclass mask	External interruptions	0
	49	Emergency-signal subclass mask	External interruptions	0
	50	External-call subclass mask	External interruptions	0
	52	Clock-comparator subclass mask	External interruptions	0
	53	CPU-timer subclass mask	External interruptions	0
	54	Service-signal subclass mask	External interruptions	0
	56	Unused (See note)		1
	57	Interrupt-key subclass mask	External interruptions	1
	58	Unused (See note)		1
	59	ETR subclass mask	External interruptions	0
	61	Crypto control	Cryptography	0
1	0-63	Primary address-space-control element	Dynamic address translation	0
	0-51	Primary region-table or segment-table origin or real-space token origin	Dynamic address translation	0
	54	Primary subspace-group control	Subspace groups	0
	55	Primary private-space control	Dynamic address translation	0
	56	Primary storage-alteration-event control	Program-event recording	0
	57	Primary space-switch-event control	Program interruptions	0
	58	Primary real-space control	Dynamic address translation	0
	60-61	Primary designation-type control	Dynamic address translation	0
	62-63	Primary table length	Dynamic address translation	0


CR	Bits	Name of Field	Associated with	Init*
2	33-57	Dispatchable-unit-control-table origin	Access-register translation	0
2	61	Transaction diagnostic scope	Transactional execution	0
2	62-63	Transaction diagnostic control	Transactional execution	0
3	0-31	Secondary ASTE Instance Number	Instruction authorization	0
	32-47	PSW-key mask	Instruction authorization	0
	48-63	Secondary ASN	Address spaces	0
4	0-31	Primary ASTE Instance Number	Instruction authorization	0
	32-47	Authorization index	Instruction authorization	0
	48-63	Primary ASN	Address spaces	0
5	33-57	Primary-ASTE origin	Access-register translation	0
6	32-39	I/O-interruption subclass mask	I/O interruptions	0
7	0-63	Secondary address-space-control element	Dynamic address translation	0
	0-51	Secondary region-table or segment-table origin or real-space token origin	Dynamic address translation	0
	54	Secondary subspace-group control	Subspace groups	0
	55	Secondary private-space control	Dynamic address translation	0
	56	Secondary storage-alteration-event control	Program-event recording	0
	58	Secondary real-space control	Dynamic address translation	0
	60-61	Secondary designation-type control	Dynamic address translation	0
	62-63	Secondary table length	Dynamic address translation	0
8	16-31	Enhanced-monitor masks	MONITOR CALL instruction	0
	32-47	Extended authorization index	Access-register translation	0
	48-63	Monitor masks	MONITOR CALL instruction	0
9	32	Successful-branching-event mask	Program-event recording	0
	33	Instruction-fetching-event mask	Program-event recording	0
	34	Storage-alteration-event mask	Program-event recording	0
	36	Store-using-real-address-event mask	Program-event recording	0
	37	Zero-address-detection-event mask	Program-event recording	0
	38	Transaction-end-event mask	Program-event recording	0
	39	Instruction-fetching-nullification-event mask	Program-event recording	0
	40	Branch-address control	Program-event recording	0
	41	Event-suppression control	Program-event recording	0
	42	Storage-alteration-space control	Program-event recording	0
10	0-63	PER starting address	Program-event recording	0
11	0-63	PER ending address	Program-event recording	0
12	0	Branch-trace control	Tracing	0
	1	Mode-trace control	Tracing	0
	2-61	Trace-entry address	Tracing	0
	62	ASN-trace control	Tracing	0
	63	Explicit-trace control	Tracing	0
13	0-63	Home address-space-control element	Dynamic address translation	0
	0-51	Home region-table or segment-table origin or real-space token origin	Dynamic address translation	0
	54	Home subspace-group control	Subspace groups	0
	55	Home private-space control	Dynamic address translation	0
	56	Home storage-alteration-event control	Program-event recording	0
	57	Home space-switch-event control	Program interruptions	0
	58	Home real-space control	Dynamic address translation	0
	60-61	Home designation-type control	Dynamic address translation	0
	62-63	Home table length	Dynamic address translation	0

CR	Bits	Name of Field	Associated with	Init*
14	32	Unused (See note)		1
	33	Unused (See note)		1
	35	Channel-report-pending subclass mask	I/O machine-check handling	0
	36	Recovery subclass mask	Machine-check handling	0
	37	Degradation subclass mask	Machine-check handling	0
	38	External-damage subclass mask	Machine-check handling	1
	39	Warning subclass mask	Machine-check handling	0
	42	TOD-clock-control-override control	TOD clock	0
	44	ASN-translation control	Instruction authorization	0
	45-63	ASN-first-table origin	ASN translation	0
15	0-60	Linkage-stack-entry address	Linkage-stack operations	0

* Value after initial CPU reset.

Note: This bit is not used but is initialized to one for consistency with the System/370 definition.


Floating-Point-Control (FPC) Register



Bit	Meaning
0	(IMi) IEEE-invalid-operation mask
1	(IMz) IEEE-division-by-zero mask
2	(IMo) IEEE-overflow mask
3	(IMu) IEEE-underflow mask
4	(IMx) IEEE-inexact mask
5	(IMq) Quantum-exception mask
8	(SFi) IEEE-invalid-operation flag
9	(SFz) IEEE-division-by-zero flag
10	(SFo) IEEE-overflow flag
11	(Fu) IEEE-underflow flag
12	(Fx) IEEE-inexact flag
13	(Fq) Quantum-exception flag
16-23	(DXC) Data-exception code (see table on page 38)
25-27	(DRM) DFP Rounding mode
	000 Round to nearest with ties to even
	001 Round toward 0
	010 Round toward +∞
	011 Round toward -∞
	100 Round to nearest with ties away from 0
	101 Round to nearest with ties toward 0
	110 Round away from 0
	111 Round to prepare for shorter precision
29-31	(BRM) BFP Rounding mode
	000 Round to nearest
	001 Round toward 0
	010 Round toward +∞
	011 Round toward -∞
	111 Round to prepare for shorter precision

Program-Status Word (PSW)

z/Architecture PSW




Bit

Meaning

1	(R) Program-event-recording mask
5	(T = 1) DAT mode
6	(I) Input/output mask
7	(E) External mask
12	Zero indicates z/Architecture
13	(M) Machine-check mask
14	(W = 1) Wait state
15	(P = 1) Problem state
16-17	xx Real mode (T = 0) 00 – Primary-space mode (T = 1) 01 – Access-register mode (T = 1) 10 – Secondary-space mode (T = 1) 11 – Home-space mode (T = 1)
18-19	(CC) Condition code
20	Fixed-point-overflow mask
21	Decimal-overflow mask
22	HFP-exponent-underflow mask
24	Reserved for IBM use
23	HFP-significance mask
31/32	Extended/basic addressing mode 00 – 24-bit mode 01 – 31-bit mode 10 – Invalid 11 – 64-bit mode

ESA/390 PSW




Bit

Meaning

12	One indicates ESA/390
32	(A = 1) 31-bit addressing mode

Dynamic Address Translation

Virtual-Address Format



Field	Meaning
RX	Region index (region = 2G bytes)
RFX	Region first index
RSX	Region second index
RTX	Region third index
SX	Segment index (segment = 1M bytes)
PX	Page index (page = 4K bytes)
BX	Byte index

Address-Space-Control Element (ASCE)

Region-Table or Segment-Table Designation (RTD or STD)

Region-Table or Segment-Table Origin		G	P	S	X	R	DT	DL
0		52	54	58	60	63		
Bit	Meaning							
54	(G) Subspace-group control							
55	(P) Private-space control							
56	(S) Storage-alteration-event control							
57	(X) Space-switch-event control							
58	(R) Real-space control (R = 0)							
60-61	(DT) Designation-type control							
11	Region-first-table							
10	Region-second-table							
01	Region-third-table							
00	Segment-table							
62-63	(DL) Designation length (x 4K bytes)							

Real-Space Designation (RSD)

Real-Space Token Origin		G	P	S	X	R	
0		52	54	58	60	63	
Bit	Meaning						
58	(R) Real-space control (R = 1)						


Note: Other bits are as in RTD or STD.

Table Values


Table	Incre- ment	Incr. Size	Incr. Ent- ries	Max. Size	Max. Ent- ries	Max Table Maps	
						Regions	Bytes
Region First	1-4	4KB	512	16KB	2K	8G	$16E = 16 \times 2^{60}$
Region Second	1-4	4KB	512	16KB	2K	4M	$8P = 8 \times 2^{50}$
Region Third	1-4	4KB	512	16KB	2K	2K	$4T = 4 \times 2^{40}$
Segment	1-4	4KB	512	16KB	2K	1	$2G = 2 \times 2^{30}$
Page	1	2KB	256	2KB	256	—	$1M = 2^{20}$

Region-Table Entry (RTE)


Region-First-Table Entry (RFTE)




Region-Second-Table Entry (RSTE)



Region-Third-Table Entry (RTTE, FC=0)




Region-Third-Table Entry (RTTE, FC=1)




Bit Meaning

- 47 (AV) Access-control (ACC) and fetch-protection (F) validity bit
- 48-51 (ACC) Access-control bits
- 52 (F) Fetch-protection bit
- 53 (FC) Format control
- 54 DAT protection bit
- 55 (CO) Change-bit override
- 56-57 (TF) Table offset (for next-lower-level table)
- 58 (I) Invalid bit (for set of regions in RFTE or RSTE, or for region in RTTE)
- 59 (CR) Common-region bit
- 60-61 (TT) Table-type bits (for this table)
 - 11=Region first table
 - 10=Region second table
 - 01=Region third table
- 62-63 (TL) Table length (for next-lower-level table) (x 4K bytes)

Segment-Table Entry (STE, FC=0)



Segment-Table Entry (STE, FC=1)



Bit Meaning

- 47 (AV) Access-control (ACC) and fetch-protection (F) validity bit
- 48-51 (ACC) Access-control bits
- 52 (F) Fetch-protection bit
- 53 (FC) Format control
- 54 (P) DAT-protection bit
- 55 (CO) Change-bit override
- 58 (I) Segment-invalid bit
- 59 (CS) Common-segment bit
- 60-61 (TT) Table-type bits (for this table): 00=Segment table


Page-Table Entry (PTE)




Bit	Meaning
53	(I) Page-invalid bit
54	(P) Page-protection bit
55	(CO) Change-bit override

ASN Translation

Address-Space Number (ASN)




ASN-First-Table Entry




Bit	Meaning
0	(I) AFX-invalid bit

ASN-Second-Table Entry (ASTE)


Byte
(Hex)






— Address-Space-Control Element (ASCE=RTD/STD/RSD) Part 1 —




— RTD or STD Part 2 (R=0) —



— RSD Part 2 (R=1) —



— Linkage-Table Designation (LTD) —



Linkage-First-Table Designation (LFTD)			
18	V	Linkage-First-Table Origin	LFTL
0	1	24	31
1C	Available for Programming		
24			
0			
28	/ /		
0			
2C	ASTEIN		
0			
30			
3C			
0			
31			

Byte.Bit Meaning

- 0.0 (I) ASX-invalid bit
- 0.31 (B) Base-space bit
- 4.30 (CA) Controlled-ASN bit
- 4.31 (RA) Reusable-ASN bit
- 10.25-31 (ALL) Access-list length (x 128 bytes)
- 18.0 (V) Subsystem-linkage control
- 18.25-31 (LTL) Linkage-table length (x 128 bytes)
- 18.24-31 (LFTL) Linkage-first-table length (x 256 bytes)

PC-Number Translation

Program-Call Number (20-Bit)

	Linkage Index	Entry Index
32	44	56

Program-Call Number (32-Bit, Bit 44=0)

	0	LFX	LSX	Entry Index
32	44	51	56	63

Program-Call Number (32-Bit, Bit 44=1)

LFX1	1	LFX2	LSX	Entry Index
32	44	51	56	63

Linkage-Table Entry (LTE)

I	Entry-Table Origin	ETL
0 1		26 31

Bit Meaning

- 0 (I) LX-invalid bit
- 26-31 (ETL) Entry-table length (x 128 bytes)

Linkage-First-Table Entry (LFTE)

I	Linkage-Second-Table Origin	
0 1		24 31
Bit	Meaning	

0 (I) LFX-invalid bit

Linkage-Second-Table Entry (LSTE)

I	Entry-Table Origin	ETL
0 1		26 31
	LSTESN	
32		63
Bit	Meaning	
0	(I) LSX-invalid bit	
26-31	(ETL) Entry-table length (x 128 bytes)	

Entry-Table Entry (ETE)

Byte
(Hex)

If Bit 10.1 (G) Is Zero

0		
0		31
4	A Bits 33-62 of Entry Instruction Address	P
0 1		31

If Bit 10.1 (G) Is One

0	Bits 0-31 of Entry Instruction Address	
0		31
4	Bits 32-62 of Entry Instruction Address	P
0		31
8	Authorization Key Mask	Address-Space Number
0		16 31
C	Entry Key Mask	
0		16 31
10	T G R I K M E C S EK	Entry Ext. Auth. Index
0 3 8 12 16		31
14	ASN-Second-Table-Entry Address	
0 1		26 31
18	Bits 0-31 of Entry Parameter	
0		31
1C	Bits 32-63 of Entry Parameter	
0		31

Byte.Bit Meaning

- 4.0 (A) Entry addressing mode
- 4.31 (P) Entry problem state
- 10.0 (T) PC-type bit (zero: basic; one: stacking)
- 10.1 (G) Entry extended addressing mode

-
- | | |
|---------|---|
| 10.2 | (R) Reserved for IBM use |
| 10.3 | (K) PSW-key control (zero: unchanged; one: replace if stacking) |
| 10.4 | (M) PSW-key-mask control (zero: Or; one: replace if stacking) |
| 10.5 | (E) EAX control (zero: unchanged; one: replace if stacking) |
| 10.6 | (C) Address-space-control control |
| 10.7 | (S) Secondary-ASN control |
| 10.8-11 | (EK) Entry key |

Access-Register Translation

Access-List-Entry Token (ALET)

0 0 0 0 0 0 0	P	ALESN	Access-List-Entry Number
0	7	8	16
Bit	Meaning		
7	(P) Primary-list bit (zero: use DUCT; one: use primary ASTE)		
8-15	(ALESN) Access-list-entry sequence number		

Dispatchable-Unit-Control Table (DUCT)

Byte
(Hex)

0	Base-ASTE Origin	31
0 1		
4	Subspace-ASTE Origin	31
0		
8		31
0		
C	Subspace-ASTE Sequence Number	31
0		
10	Dispatchable-Unit Access-List Origin	ALL
0 1		25 31
14	PSW-Key Mask	PSW Key R A P
0	16	24 28 31
18		31
0		
1C	/ /	31
0		
In 24-Bit or 31-Bit Addressing Mode		
20		31
0		
24	Bits 33-63 of Return Address	31
0 1		

In 64-Bit Addressing Mode

20	Bits 0-31 of Return Address		
0			31
24	Bits 32-63 of Return Address		
0			31
28			
0			31
2C		Trap-Control-Block Address	E
0		29	31
30			
;			
3C			
0			31

Byte.Bit Meaning

- 4.0 (SA) Subspace-active bit
10.25-31 (ALL) Access-list length ($\times 128$ bytes)
14.28 (RA) Reduced-authority bit
14.31 (P) Problem-state bit
2C.31 (E) TRAP-enabled bit
/// Available for programming

Access-List Entry (ALE)

I		F	O	P	ALESN	Access-List-Entry Authorization Index (ALEAX)
0	1	6	8		16	31
32						
64	ASN-Second-Table-Entry Origin (ASTEO)					
96	ASN-Second-Table-Entry Sequence Number (ASTESN)					
127						

Bit Meaning

- 0 (I) ALEN-invalid bit
6 (FO) Fetch-only bit
7 (P) Private bit
8-15 (ALESN) Access-list-entry sequence number

Linkage-Stack Entries

Entry Descriptor

U	Entry Type	Section ID	Remaining Free Space
0	1	8	16
Next-Entry Size			
32		48	63

<u>Bit</u>	<u>Meaning</u>
0	(U) Unstack-suppression bit
1-7	Entry type: Header entry = 0001001 binary Trailer entry = 0001010 binary Branch state entry = 0001100 binary Program-call state entry = 0001101 binary Available for program use = 1xxxxxx binary

Header Entry (Entry Type 0001001)

Bits 0-31 of Backward Stack-Entry Address		
0		31
Bits 32-60 of Backward Stack-Entry Address		B
32		61 63
Entry Descriptor (First Half)		
64		95
Entry Descriptor (Second Half)		
96		127

<u>Bit</u>	<u>Meaning</u>
63	(B) Backward stack-entry validity bit

Trailer Entry (Entry Type 0001010)

Bits 0-31 of Forward-Section-Header Address		
0		31
Bits 32-60 of Forward-Section-Header Address		F
32		61 63
Entry Descriptor (First Half)		
64		95
Entry Descriptor (Second Half)		
96		127

<u>Bit</u>	<u>Meaning</u>
63	(F) Forward-section validity bit

Branch State Entry (Entry Type 0001100) and Program-Call State Entry (Entry Type 0001101)

Byte
(Hex)

0	Contents of General Registers 0-15	
:		
78		
PSW-Key Mask		
80	PSW-Key Mask	Secondary ASN
0	16	32
Ext Auth Index		48
		63
Primary ASN		
88	Bits 0-63 of Program-Status Word	
0		63

In a Branch State Entry Made in 24-Bit or 31-Bit Mode

90	A	Bits 33-63 of Branch Address	63
0	32 33		

In a Branch State Entry Made in 64-Bit Mode

90	1	Bits 0-62 of Branch Address	63
0			

In a Program-Call State Entry Made on a Call to 24-Bit or 31-Bit Mode

90	0	Numeric part of PC Number	63
0	32	44	

In a Program-Call State Entry Made on a Call to 64-Bit Mode

90	1	Numeric part of PC Number	63
0	32	44	

98	Modifiable Area	63
0		

A0	All Zeros	63
0		

A8	Bits 64-127 of Program-Status Word	63
0		

B0	SASTEIN	PASTEIN	63
0			

B8	⋮	D8	63
0			

E0	⋮	118	63
0			

120	Entry Descriptor	63
0		

Byte.Bit Meaning

90.32 (A) Addressing mode (in branch state entry)

Trapping

Trap Control Block

Byte
(Hex)

0	P	R	31
0	13		

4			
8			

C	Trap-Save-Area Address										
0	0 1										29 31
10											0 31
14	Trap-Program Address										
18	0 1										31
1C											0 31
20											0 31
3C											0 31

Byte.Bit Meaning

- 0.13 (P) PSW control (zero: PSW.31 must be zero, ESA/390 PSW stored; one: z/Architecture PSW stored)
- 0.14 (R) General-register control (zero: bits 32-63 stored; one: bits 0-63 stored)
- /// Available for programming

Trap Save Area

Byte
(Hex)

Trap Flags																											
0	E	W	Zeros				I	L	Zeros																		
0	1	2					13	15																			
4	Zeros																										
8	B	A	Bits 33-63 of Second-Operand Address of TRAP4																								
C	Access Register 15										0 1	31															
PSW Values																											
If z/Architecture PSW Stored																											
10	0	U	0	0	0	U	U	U	U	U	U	0	U	W	P	AS	CC	Prog Mask	0	0	0	0	0	0	0	E A	
14	B	A	Zeros																								
18	Bits 0-31 of Instruction Address																										
1C	Bits 32-63 of Instruction Address																										
0	1	2	5	12	14	16	18	20	24	26	28	30	31														

If ESA/390 PSW Stored

10	U	O	0	0	U	U	U	U	U	U	1	U	W	P	AS	CC	Prog Mask	0	0	0	0	0	0	0
14	A																	Bits 33-63 of Instruction Address						
18																		Zeros						
1C																		Zeros						
	0	1	2	5			12	14	16	18	20								24					31
20																		General Registers 0-15						
9C																								
A0	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	
A4	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	
A8																		Unchanged						
FC																								
	0																						31	

Byte.Bit Meaning

- 0.0 (E) TRAP was target of EXECUTE
- 0.1 (W) TRAP is TRAP4 (not TRAP2)
- 0.13-14 (IL) Instruction-length code
- 10-1F PSW values (see PSW on page 45)
- U Unpredictable
- /// Available for programming

Trace-Entry Formats

Identification of Trace Entries

Trace-Entry Bits			Trace Entry	
0-7	8-11	12-15	Type	Format
00000000			Branch	1
00010000		000N	Set Secondary ASN	1
00100001			Program Call	1 ¹
00100010			Program Call	2 ¹
00100001		0	Program Call	3 ¹
00100010		0	Program Call	4 ¹
00100010		100E	Program Call	5 ¹
00100010		101E	Program Call	6 ¹
00100011		111E	Program Call	7 ¹
00110001		000N	Program Transfer	1
00110001		100N	Program Transfer	2
00110010		0000	Program Return	1
00110010		0010	Program Return	2
00110010		1000	Program Return	4
00110010		1010	Program Return	5
00110010		110N	Program Transfer	3
00110011		0011	Program Return	3
00110011		1011	Program Return	6
00110011		1100	Program Return	7
00110011		1110	Program Return	8

Trace-Entry Bits			Trace Entry	
0-7	8-11	12-15	Type	Format
00110100		1111	Program Return	9
01000001			Branch in Subspace Group	1
01000010			Branch in Subspace Group	2
01010001	0010		Mode Switch	2
01010001	0011		Mode Switch	1
01010001	1010		Mode-Switching Branch	1
01010001	1011		Mode-Switching Branch	2
01010010	0110		Mode Switch	3
01010010	1100		Branch	3
01010010	1111		Mode-Switching Branch	3
0111	0		Trace	1
0111	1		Trace	2
1			Branch	

1 Format-1 and -2 entries are made when the ASN-and-LX-reuse facility (ALRF) is not enabled. Entries of formats 3-7 are made when the facility is enabled.

E Indicates, when one, that the extended-addressing-mode bit, PSW bit 31, was set to one.

N Indicates, when one, that an entry was made because of PTI or SSAIR.

Branch

F1 (Branch, RP, or TRAP2/4 to 24-Bit Mode)

00000000	Bits 40-63 of Branch Address
0	31

F2 (Branch, RP, or TRAP2/4 to 31/64-Bit Mode)

1	Bits 33-63 of Branch Address
0	31

F3 (Branch, RP, or TRAP2/4 to 64-Bit Mode)

01010010	1100	All Zeros	Bits 0-31 of Branch Address
0	8	12	32
Bits 32-63 of Branch Address			95
64			63

Note: "Branch" is BAKR, BALR, BASR, BASSM, BSA, or BSG.

Branch in Subspace Group (if ASN Tracing on)

F1 (in 24/31-Bit Mode)

01000001P	Bits 9-31 of ALET	A	Bits 33-63 of Branch Address
0	8	32	63

F2 (in 64-Bit Mode)

01000010P	Bits 9-31 of ALET	Bits 33-63 of Branch Address
0	8	32
Bits 32-63 of Branch Address		95
64		63

Mode Switch

F1 (BASSM, BSM, PC, PR, RP, or SAM64 from 24/31-Bit to 64-Bit Mode)

01010001	0011	All Zeros	A	Updated Instruction Address	
0	8	12	32		63

F2 (BASSM, BSM, PC, PR, RP, SAM24/31 from 64-Bit to 24/31-Bit Mode)

01010001	0010	All Zeros		Bits 32-63 of Updated Inst. Address	
0	8	12	32		63

F3 (BASSM, BSM, PC, PR, RP, SAM24/31 from 64-Bit to 24/31-Bit Mode)

01010010	0110	All Zeros		Bits 0-31 of Updated Inst. Address	
0	8	12	32		63
64		Bits 32-63 of Updated Inst. Address	95		

Mode-Switching Branch

F1 (BASSM or RP from 64-Bit to 24/31-Bit Mode)

01010001	1010	All Zeros	A	Branch Address	
0	8	12	32		63

F2 (BASSM or RP from 24/31-Bit to 64-Bit Mode)

01010001	1011	All Zeros		Bits 32-63 of Branch Address	
0	8	12	32		63

F3 (BASSM or RP from 24/31-Bit to 64-Bit Mode)

01010010	1111	All Zeros		Bits 0-31 of Branch Address	
0	8	12	32		63
64		Bits 32-63 of Branch Address	95		

Program Call

F1 (in 24/31-Bit Mode, ALRF Not Enabled)

00100001	PSW Key	All Zeros	A	Bits 33-62 of Return Address	P
0	8	12	32		63

F2 (in 64-Bit Mode, ALRF Not Enabled)

00100010	PSW Key	All Zeros		Bits 0-31 of Return Address	
0	8	12	32		63
64		Bits 32-62 of Return Address	P		95

F3 (in 24/31-Bit Mode, ALRF Enabled, 20-Bit PC Number)

00100001	PSW Key	0	Bits 1-19 of 20-Bit PC Number	A	Bits 33-62 of Return Address	P
0	8	12	32			63

F4 (in 64-Bit Mode, ALRF Enabled, 20-Bit PC Number)

00100010	PSW Key	0	Bits 1-19 of 20-Bit PC Number	Bits 0-31 of Return Address
0	8	12	32	63
64			Bits 32-62 of Return Address	P
				95

F5 (in 24/31-Bit Mode, ALRF Enabled, 32-Bit PC Number)

00100010	PSW Key	100E	All Zeros	A	Bits 33-62 of Return Address
0	8	12	16	32	63
64			32-Bit PC Number		P
					95

F6 (in 64-Bit Mode, ALRF Enabled, 32-Bit PC Number, Bits 0-31 of Return Address All Zeros)

00100010	PSW Key	101E	All Zeros	Bits 32-62 of Return Address
0	8	12	16	32
64			32-Bit PC Number	P
				95

F7 (in 64-Bit Mode, ALRF Enabled, 32-Bit PC Number, Bits 0-31 of Return Address Not All Zeros)

00100011	PSW Key	111E	All Zeros	Bits 0-31 of Return Address
0	8	12	16	32
64			Bits 32-62 of Return Address	P
				32-Bit PC Number
				96
				127

Program Return

F1 (in 24/31-Bit to 24/31-Bit Mode)

00110010	PSW Key	0000	New PASN	A	Bits 33-62 of Return Address
0	8	12	16	32	63
64	A		Bits 33-63 of Updated Inst. Address		P
					95

F2 (in 64-Bit to 24/31-Bit Mode)

00110010	PSW Key	0010	New PASN	A	Bits 33-62 of Return Address
0	8	12	16	32	63
64			Bits 32-63 of Updated Inst. Address		P
					95

F3 (in 64-Bit to 24/31-Bit Mode)

00110011	PSW Key	0011	New PASN	A	Bits 33-62 of Return Address	P
0	8	12	16	32		63
Updated Instruction Address						127
64						

F4 (in 24/31-Bit to 64-Bit Mode)

00110010	PSW Key	1000	New PASN		Bits 32-62 of Return Address	P
0	8	12	16	32		63
A	Bits 33-63 of Updated Inst. Address					
64						
				95		

F5 (in 64-Bit to 64-Bit Mode)

00110010	PSW Key	1010	New PASN		Bits 32-62 of Return Address	P
0	8	12	16	32		63
Bits 32-63 of Updated Inst. Address						95
64						

F6 (in 64-Bit to 64-Bit Mode)

00110011	PSW Key	1011	New PASN		Bits 32-62 of Return Address	P
0	8	12	16	32		63
Updated Instruction Address						127
64						

F7 (in 24/31-Bit to 64-Bit Mode)

00110011	PSW Key	1100	New PASN		Bits 0-31 of Return Address	
0	8	12	16	32		63
Bits 32-62 of Return Address						127
64				96		

F8 (in 64-Bit to 64-Bit Mode)

00110011	PSW Key	1110	New PASN		Bits 0-31 of Return Address	
0	8	12	16	32		63
Bits 32-62 of Return Address						127
64				96		

F9 (in 64-Bit to 64-Bit Mode)

00110100	PSW Key	1111	New PASN	Bits 0-31 of Return Address
0	8	12	16	32
64			P	Bits 0-31 of Updated Inst. Address
128			159	127

Program Transfer

F1 (in 24/31-Bit Mode)

00110001	PSW Key	000N	New PASN	Bits 32-63 of R2 Before
0	8	12	16	32

F2 (in 64-Bit Mode, Bits 0-31 of R₂ All Zeros)

00110001	PSW Key	100N	New PASN	Bits 32-63 of R2 Before
0	8	12	16	32
64			95	63

Set Secondary ASN

F1

00010000	0000000N	New SASN
0	8	16

31

Trace

F1 (TRACE)

0111	N	00000000	TOD-Clock Bits 16-63
0	8	12	16
64		96	4N+16

F2 (TRACG)

0111	N	10000000	TOD-Clock Bits 0-47	
0	8	12	16	63
TOD-Clock Bits 48-79		TRACE Operand		
64		96		127
(R1) - (R3)				8N+24
128				

Bit Meaning

4-7 (N) One less than the number of registers in the trace entry.

Operand of Store Clock

Bits 0-63 of
Time-of-Day (TOD) Clock

0 63

Note: Bit 51 of the TOD clock corresponds to one microsecond.

Operand of Store Clock Extended

Zeros	Time-of-Day (TOD) Clock	Programmable Field
0	8	112

Note: Bit 51 of the TOD clock (bit 59 of the operand) corresponds to one microsecond.

Transaction Diagnostic Block (TDB)

TBEGIN-specified TDB is the operand of the TBEGIN instruction when B1 ≠ 0; Program-interruption TDB is at real locations 6,144 - 6,399.

Byte

0	Format	Flags		TND
8	Transaction Abort Code ¹			
16	Conflict Token			
24	Aborted Transaction Instruction Address			
32	EAID ²	DXC ²		Program Interruption Identification ²
40	Transaction-Exception Identification ²			
48	Breaking-Event Address ²			
56	Reserved			
128				
248	General Registers at Abort			

Explanation:

1 Transaction abort codes:

- | | |
|--------------------------------------|------------------------------------|
| 2 – External interruption | 11 – Restricted instruction |
| 4 – Nonfiltered program interruption | 12 – Filtered program interruption |
| 5 – Machine-check interruption | 13 – Nesting depth exceeded |
| 6 – I/O interruption | 14 – Cache fetch-related condition |
| 7 – Fetch overflow | 15 – Cache store-related condition |
| 8 – Store overflow | 16 – Cache other condition |
| 9 – Fetch conflict | 255 – Miscellaneous condition |
| 10 – Store conflict | >255 – TABORT instruction |

2 Field is stored only in the TBEGIN-specified TDB; otherwise, the field is reserved. The program interruption identification is only stored for program-interruption conditions. The EAID and translation-exception identification are stored only for access-list-controlled or DAT protection, ASCE-type, page translation, region-first translation, region-second translation, region-third translation, and segment translation program-interruption conditions. The DXC is stored only for data program-exception conditions.

TND Transaction nesting depth

Operation-Request Block (ORB)

Command-Mode ORB

Word

0	Interruption Parameter																					
1	Key	S	C	M	Y	F	P	I	A	U	B	H	T									
2	0	Channel-Program Address																				
3	CSS Priority			Reserved			CU Priority			Reserved												
4	Reserved																					
5	Reserved																					
6	Reserved																					
7	Reserved																					

0 8 16 24 31

Transport-Mode ORB

Word

0	Interruption Parameter																					
1	Key	0	0	0	0	0	0	0	0	B	0	0	LPM	0	0	0	0	0	0	X		
2	0	Channel-Program Address																				
3	CSS Priority			Reserved			Reserved for Pgm.			Reserved												
4	Reserved																					
5	Reserved																					
6	Reserved																					
7	Reserved																					

0 8 16 24 31

Word.Bit

Meaning

- | | |
|---------|---|
| 1.0-3 | (Key) Subchannel key |
| 1.4 | (S) Suspend control |
| 1.5 | (C) Streaming-mode control |
| 1.6 | (M) Modification control |
| 1.7 | (Y) Synchronization control |
| 1.8 | (F) CCW-format control |
| 1.9 | (P) Prefetch control |
| 1.10 | (I) Initial-status-interruption control |
| 1.11 | (A) Address-limit-checking control |
| 1.12 | (U) Suppress-suspended-interruption control |
| 1.13 | (B) Channel-Program Type |
| 1.14 | (H) Format-2-IDAW control |
| 1.15 | (T) 2K-IDAW control |
| 1.16-23 | (LPM) Logical-path mask |
| 1.24 | (L) Incorrect-length-suppression mode |
| 1.25 | (D) Modified-CCW-indirect-data-addressing control |
| 1.31 | (X) ORB-extension control |
| 3.0-7 | Channel-subsystem priority |
| 3.16-23 | Control-unit priority |

Channel-Command Word (CCW)

Format-0 CCW

Command Code	Data Address		
0	8	31	
Flags		Byte Count	
32	40	48	63

Bit Meaning

- 32 (CD) Causes use of data-address portion of next CCW
- 33 (CC) Causes use of command code and data address of next CCW
- 34 (SLI) Causes suppression of possible incorrect-length indication
- 35 (Skip) Suppresses transfer of information to main storage
- 36 (PCI) Causes an intermediate-interruption condition to occur
- 37 (IDA) Causes bits 8-31 of CCW to specify location of first IDAW
- 38 (Suspend) Causes suspension before execution of this CCW
- 39 (MIDA) Causes bits 8-31 of CCW to specify location of first MIDA

Format-1 CCW

Command Code	Flags	Byte Count	
0	8	16	31
0	Data Address		
32			63

Bit Meaning

- 8 (CD) Causes use of data-address portion of next CCW
- 9 (CC) Causes use of command code and data address of next CCW
- 10 (SLI) Causes suppression of possible incorrect-length indication
- 11 (Skip) Suppresses transfer of information to main storage
- 12 (PCI) Causes an intermediate-interruption condition to occur
- 13 (IDA) Causes bits 33-63 of CCW to specify location of first IDAW
- 14 (Suspend) Causes suspension before execution of this CCW
- 15 (MIDA) Causes bits 33-63 of CCW to specify location of first MIDA

Indirect-Data-Address Word (IDAW)

Format-1 IDAW

0	Data Address		
0 1	31		

Format-2 IDAW

Bits 0-31 of Data Address			
0	31		
Bits 32-63 of Data Address			
32			63

Modified-CCW-Indirect-Data-Address Word (MIDAW)

Reserved			
0	31		
Reserved	Flags	Count	
32	40	48	63
Bits 0-31 of Data Address			
64	95		
Bits 32-63 of Data Address			
96	127		

Bit	Meaning
40	Last MIDAW
41	Skip
42	Data-transfer-interruption control
43-47	Reserved

Transport Control Word (TCW)

Word

0	F 0 0 0 0 0 0 0	Flags
1	Reserved	TCCBL RW Reserved
2	Output-Data Address	
3		
4	Input-Data Address	
5		
6	Transport-Status-Block Address	
7		
8	Transport-Command-Control-Block Address	
9		
10	Output Count	
11	Input Count	
12	Reserved	
14		
15	Interrogate-TCW Address	

Word.Bit	Meaning
0.13	Input transport-indirect-data addressing (TIDA)
0.14	Transport-command-control-block TIDA
0.15	Output TIDA
0.16-17	TIDAW Format
1.8-13	(TCCBL) Transport-Command-Control-Block Length
1.14	(R) Read Operations
1.15	(W) Write Operations

Transport-Indirect-Data-Address Word (TIDAW)

Flags		Reserved	
0	8		31
		Count	
32		48	63
		Bits 0-31 of Data Address	
64			95
		Bits 32-63 of Data Address	
96			127

Bit	Meaning
0	Last TIDA
1	Skip
2	Data-transfer-interruption control
3	(TTIC) TIDAW Transfer In Channel
4	Insert CBC Control
5-7	Reserved

- | | |
| --- | --- |
| 0 | Last TIDA |
- | | |
| --- | --- |
| 1 | Skip |
- | | |
| --- | --- |
| 2 | Data-transfer-interruption control |
- | | |
| --- | --- |
| 3 | (TTIC) TIDAW Transfer In Channel |
- | | |
| --- | --- |
| 4 | Insert CBC Control |
- | | |
| --- | --- |
| 5-7 | Reserved |

Transport Command Control Block (TCCB)

Word

0	Transport-Command-Area Header	
3		
4	Transport-Command Area	
N		
N+1		Transport-Command-Area Trailer
N+2		
0		31

Transport Command Area Header (TCAH)

Word

0	Format	Reserved	
1	Reserved		TCAL
2	Service-Action Code	Reserved	Priority
3	Reserved		
0	8	16	24
			31

Word.Bit Meaning

- 1.24-31 (TCAL) Transport-Command-Area Length

Transport Command Area (TCA)

Word

0	DCW
1	
2	DCW or Control Data for Previous DCW
	⋮
N	DCW or Control Data for Previous DCW

0

31

Device-Command Word (DCW)

Command Code	Flags	Reserved	Control-Data Count
0	8	16	24
Count			

32

63

Bit

Meaning

- 9 (CC) Causes use of next DCW
- 10 (SLI) Suppresses incorrect-length indication

Interrogate TCA

Word

0	Interrogate DCW
1	
2	Interrogate Data
N	

0

31

Interrogate Data

Word

0	Format	RC	RCQ	LPM			
1	PAM	PIM		Timeout			
2	Flags	Reserved					
3	Reserved						
4	Time						
5							
6	Program Identifier						
7							
8	Program-Dependent Data						
N							

0 8 16 24 31

Word.Bit Meaning

0.8-15	(RC) Reason code
	0 Interrogate reason not specified
	1 Timeout
0.16-23	(RCQ) Reason-code qualifier
	0 Interrogate reason qualifier not specified
	1 Primary
	2 Secondary
0.24-31	(LPM) Logical-path mask
1.0-7	(PAM) Path-available mask
1.8-15	(PIM) Path-installed mask
2.0-7	Flags
	0 Multipath mode
	1 Program path recovery
	2 Critical

Transport Command Area Trailer (TCAT)

Word

0	Reserved
1	Transport Count

0 31

CBC-Offset Block (COB)


Word

0	CBC Offset 0
1	CBC Offset 1
2	.
N	CBC Offset N
Y	Reserved

0 31


Transport Status Block (TSB)

Word



Transport Status Header (TSH)

Word




Word.Bit Meaning

0.8	DCW-offset field valid
0.9	Count field valid
0.10	Cache miss
0.11	Time fields valid
0.13-15	Transport-Status Area (TSA) Format
0	TSA contents have no meaning
1	I/O-status TSA
2	Device-detected-program-check TSA
3	Interrogate TSA

I/O-Status TSA

Word



Device-Detected-Program-Check TSA

Word

0	Reserved	Reason Code
1		Reason-Code Qualifier
4		
5		Sense Data (if present)
12		

0

24

31

Word.Bit	Meaning
0.24-31	(RC) Reason Code
0	No information
1	TCCB transport failure
	(RCQ) Reason-code-qualifier byte 0 (1.0-7)
0	No additional information
1	TCCB transport size error
2	TCCB CBC error
2	Invalid CBC detected on output data
	RCQ word 0: Offset of first output-data byte for which error was detected
	RCQ word 1: Offset of last output-data byte for which error was detected
3	Incorrect TCCB length specification
	RCQ byte 0
0	No additional information
1	TCAL value not 8 greater than TCW TCCBL value
2	TCAL value is less than 20 or greater than 252
4	TCAH specification error
	RCQ byte 0
0	No additional information
1	Format field specification error
2	Reserved field specification error
3	Service-action-code field specification error
5	DCW specification error
	RCQ byte 0
0	No additional information
1	Reserved field specification error
2	Flags field command-chaining specification error
3	Control-data-count field specification error
4	TCOB location error
5	TCOB duplication error
6	TCOB multiple-count error
7	TCOB direction error
8	TCOB chaining error
9	TCOB count-specification error
6	Transfer-direction specification error
	RCQ byte 0
0	No additional information
1	Read-direction specification error
2	Write-direction field specification error
7	Transport-count specification error
	RCQ byte 0
0	No additional information
1	Read-count specification error
2	Write-count specification error
8	Two I/O operations active
	RCQ: No additional information
9	CBC-offset specification error
	RCQ word 0: Byte offset of COB CBC-offset entry

Interrogate TSA

Word

0	Format	Flags	Control-Unit Status	Device Status			
1	Operation State	Reserved					
2	State-Dependent Information						
4							
5	Device-Level Identifier						
6	Device-Dependent Information						
12							
	0	8	16	24			
				31			

Word.Bit	Meaning
0.8	Control-unit state valid
0.9	Device-state valid
0.10	Operation-state valid
0.16-23	(CS) Control-unit state <ul style="list-style-type: none"> 0 Busy 1 Recovery 2 Interrogate maximum
0.24-31	(DS) Device-unit state <ul style="list-style-type: none"> 0 Path-Group identification (in state-dependent-information field) 1 Long busy 2 Recovery
1.0-7	(OS) Operation state <ul style="list-style-type: none"> 0 No I/O operation present. 1 An I/O operation is present and executing. 2 An I/O operation is present and awaiting completion of another operation initiated by another configuration. 3 An I/O operation is present and awaiting completion of another operation initiated for the same device extent. 4 An I/O operation is present and waiting to perform a device-dependent operation.

Subchannel-Information Block (SCHIB)

Word

0												
1												
2												
3	Path-Management-Control Word											
4												
5												
6												
7												
8	Subchannel-Status Word (See "Command-Mode Subchannel-Status Word (SCSW)" on page 75.)											
9												
10	Model-Dependent Area / Measurement-Block Address											
11												
12	Model-Dependent Area											

0

31

Path-Management-Control Word (PMCW)

Word

0	Interruption Parameter												
1	0 0	ISC	0 0 0	E	LM	MM	D	T	V	Device Number			
2	LPM				PNOM				LPUM		PIM		
3	MBI				POM				PAM				
4	CHPID-0				CHPID-1				CHPID-2		CHPID-3		
5	CHPID-4				CHPID-5				CHPID-6		CHPID-7		
6	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	F	X	S	

0

8

16

24

31


Word.Bit Meaning

- | | |
|---------|--|
| 1.2-4 | (ISC) Interruption-subclass code |
| 1.8 | (E) Subchannel enabled |
| 1.9-10 | (LM) limit mode |
| | 00 No Checking |
| | 01 Data address must be \geq limit |
| | 10 Data address must be $<$ limit |
| | 11 Reserved |
| 1.11-12 | (MM) Measurement-mode enable |
| | 00 Neither mode enabled |
| | 01 Device-connect-time-measurement enabled |
| | 10 Measurement-block-update enabled |
| | 11 Both modes enabled |

1.13	(D) Multipath mode
1.14	(T) Timing facility available
1.15	(V) Device number valid
2.0-7	(LPM) Logical-path mask
2.8-15	(PNOM) Path-not-operational mask
2.16-23	(LPUM) Last-path-used mask
2.24-31	(PIM) Path-installed mask
3.0-15	(MBI) Measurement-block index
3.16-23	(POM) Path-operational mask
3.24-31	(PAM) Path-available mask
4.0-7	(CHPID-0) Channel-path ID for logical path 0 (typical)
6.29	(F) Measurement-block-format control
6.30	(X) Extended-measurement-word-mode enable
6.31	(S) Concurrent sense


Interruption-Response Block (IRB)

Word



Command-Mode Subchannel-Status Word (SCSW)

Word



Word.Bit Meaning

0.0-3	(Key) Subchannel key
0.4	(S) Suspend control
0.5	(L) Extended-status-word format (logout stored)
0.6-7	(CC) Deferred condition code
	00 Normal I/O interruption
	01 Status in SCSW
	10 Reserved
	11 Path not operational
0.8	(F) CCW-format control
0.9	(P) Prefetch control

0.10	(I) Initial-status-interruption control
0.11	(X) IRB-format control
0.12	(U) Suppress-suspended-interruption control
0.13	(Z) Zero condition code
0.14	(E) Extended control (information stored in ECW of IRB)
0.15	(N) Path not operational (PNOM nonzero)
0.17-19	(FC) Function control
	17 (40) Start, 18 (20) Halt, 19 (10) Clear
0.20-26	(AC) Activity control
	20 (08) Resume pending 24 (80) Subchannel active
	21 (04) Start pending 25 (40) Device active
	22 (02) Halt pending 26 (20) Suspended
	23 (01) Clear pending
0.27-31	(SC) Status control
	27 (10) Alert 30 (02) Secondary
	28 (08) Intermediate 31 (01) Status pending
	29 (04) Primary
2.0-15	Device status (0-7) Subchannel status (8-15)
	0 (80) Attention 8 (80) Program-controlled interruption
	1 (40) Status modifier 9 (40) Incorrect length
	2 (20) Control-unit end 10 (20) Program check
	3 (10) Busy 11 (10) Protection check
	4 (08) Channel end 12 (08) Channel-data check
	5 (04) Device end 13 (04) Channel-control check
	6 (02) Unit check 14 (02) Interface-control check
	7 (01) Unit exception 15 (01) Chaining check

Transport-Mode Subchannel-Status Word (SCSW)

Word

Subchannel Control

0	Key	0	L	CC	FMT	X	Q	0	E	N	0	FC	AC	SC
	0	4	5	6	8	11	13				17	20	27	31
1	TCW Address													
2	Device Status		Subchannel Status			FCX Status			SCHXS					
	0			8				16			24		31	

Word.Bit Meaning

0.0-3	(Key) Subchannel key
0.5	(L) Extended-status-word format (logout stored)
0.6-7	(CC) Deferred condition code
	00 Normal I/O interruption
	01 Status in SCSW
	10 Reserved
	11 Path not operational
0.8-10	(FMT) Format
0.11	(X) IRB-format control
0.12	(Q) Interrogate complete
0.14	(E) Extended control (information stored in ECW of IRB)
0.15	(N) Path not operational (PNOM nonzero)
0.17-19	(FC) Function control
	17 (40) Start, 18 (20) Halt, 19 (10) Clear
0.20-26	(AC) Activity control
	21 (04) Start pending 23 (01) Clear pending
	22 (02) Halt pending 25 (40) Device active
0.27-31	(SC) Status control
	27 (10) Alert 30 (02) Secondary
	28 (08) Intermediate 31 (01) Status pending
	29 (04) Primary

2.0-15	Device status (0-7)	Subchannel status (8-15)
	0 (80) Attention	8 (80) —
	1 (40) —	9 (40) Incorrect length
	2 (20) Control-unit end	10 (20) Program check
	3 (10) Busy	11 (10) Protection check
	4 (08) Channel end	12 (08) Channel-data check
	5 (04) Device end	13 (04) Channel-control check
	6 (02) Unit check	14 (02) Interface-control check
	7 (01) Unit exception	15 (01) Channel-subsystem retry failed
2.16-23	FCX status (16-23)	
	23 (01) TSB valid	
2.24-31	(SCHXS) Subchannel-extended status	
	24 (80) (F) Interrogate failed	
	25-31 (SESQ) SCHSX qualifier	
	0 No status available.	
	1 Storage-request limit exceeded.	
	2 Program check when not an interrogate operation, TCW read/write data count not zero, and CE only or CE+DE only status received.	
	3 Transport mode not supported by the I/O device.	
	4 Transport mode not supported by the selected channel path.	
	6 Program check on TCW.	
	7 Device-detected program check condition due to indeterminate cause.	
	8 Device-detected program check.	
	9 Program check on TIDAW - failing-storage-address (FSA) valid in ESW (see below) and contains TIDAW address.	
	32 TCW access exception - FSA field valid and contains TCW address.	
	33 TSB access exception - FSA field valid and contains TSB address.	
	34 TCCB access exception - FSA field valid and contains TCCB address.	
	35 TIDAW access exception - FSA field valid and contains TIDAW address.	
	36 Data access exception - FSA field valid and contains address of data.	
	64 Invalid CBC error on read data.	
	66 Link protocol error condition.	
	67 Device-level recovery operation failed.	
	68 IFCC due to failed device-level recovery operation - program, protection, or data check may also be set in subchannel status.	
	70 Invalid CBC on status portion of transport response from device.	
	71 Invalid CBC on TSB transported from device.	
	Note: If FSA field valid for cases other than noted above, FSA field contains address of current TCW.	

Extended-Status Word (ESW)

See chart on page 79 to determine the appropriate ESW format.

Format-0 ESW

Word

0	Subchannel Logout
1	Extended-Report Word
2	Failing-Storage Address
3	
4	Secondary-CCW Address

Format-0 ESW Word 0 (Subchannel Logout)

0	ESF	LPUM	R	FVF	SA	TC	D	E	A	SC
0 1	8	16		22 24	26	28			31	

Bit	Meaning
1-7	(ESF) Extended-status flags (1 key check, 2 measurement-block program check, 3 measurement-block data check, 4 measurement-block protection check, 5 CCW check, 6 IDAW check, 7:0)
8-15	(LPUM) Last-path-used mask
16	(R) Ancillary Report
17-21	(FVF) Field-validity flags (17 LPUM, 18 TC, 19 SC, 20 device status, 21 CCW address)
22-23	(SA) Storage-access code (00 access type unknown, 01 read, 10 write, 11 read backward)
24-25	(TC) Termination code (00 halt signal issued, 01 stop, stack, or normal termination, 10 clear signal issued)
26	(D) Device status check
27	(E) Secondary error
28	(A) I/O-error alert
29-31	(SC) Sequence code

Format-0 ESW Word 1 (Extended-Report Word)

0	L	E	A	P	T	F	S	C	R	SCNT	0 0	
0	3	8	10	16							31	

Bit	Meaning
1	(L) Request logging only
2	(E) Extended-subchannel-logout pending
3	(A) Authorization check
4	(P) Path-verification-required
5	(T) Channel-path timeout
6	(F) Failing-storage-address validity
7	(S) Concurrent sense
8	(C) Secondary-CCW-address validity
9	(R) Failing-storage-address format (zero: 1-31 of word 2; one: words 2 and 3)
10-15	(SCNT) Concurrent-sense count

Format-1 ESW Word 0¹

0 0 0 0 0 0 0 0	LPUM	0 0
0	8	16

Bit	Meaning
8-15	(LPUM) Last-path-used mask

Format-2 ESW Word 0¹

0 0 0 0 0 0 0 0	LPUM	DCTI
0	8	16

Bit	Meaning
8-15	(LPUM) Last-path-used mask
16-31	(DCTI) Device-connect-time interval

Format-3 ESW Word 0¹

0 0 0 0 0 0 0 0	LPUM	Unpredictable
0	8	16

Bit	Meaning
8-15	(LPUM) Last-path-used mask

- Word 1 is the same as word 1 of a format-0 ESW. Words 2, 3, and 4 are zeros.

Information Stored in ESW

Subchannel Conditions under which ESW Is Stored by Test Subchannel Instruction								Extended-Status Word (ESW)						
Subchannel-Status Word				Path-Management-Control Word				Device-Connect-Time Measurement-Mode Active	Extended-Status Word (ESW)					
Status-Control Field		Suspended Bit	Timing-Facility Bit	Device-Connect-Time Measurement-Mode	Device-Connect-Time Measurement-Mode Active	Format	Contents Word 0 Byte		0	1	2	3		
A	I	P	S	X	L Bit									
-	-	-	-	0	-	*	*	*	No / Yes	U	*	*	*	*
*	*	0	0	1	1	*	*	*	No / Yes	0	R	R	R	R
*	*	1	*	1	1	*	*	*	No / Yes	0	R	R	R	R
1	0	0	1	1	1	*	*	*	No / Yes	0	R	R	R	R
0	0	0	0	1	0	*	*	*	No / Yes	U	*	*	*	*
0	0	0	1	1	0	*	*	*	No / Yes	3	Z	M	*	*
1	0	0	*	1	0	*	*	*	No / Yes	3	Z	M	*	*
*	*	1	*	1	0	*	0	*	No / Yes	1	Z	M	Z	Z
*	*	1	*	1	0	*	1	0	No / Yes	1	Z	M	Z	Z
*	*	1	*	1	0	*	1	1	No	1	Z	M	Z	Z
*	*	1	*	1	0	*	1	1	Yes	2	Z	M	D	D
0	1	0	0	1	0	0	*	*	No / Yes	U	*	*	*	*
0	1	0	0	1	0	1	0	*	No / Yes	1	Z	M	Z	Z
0	1	0	0	1	0	1	1	0	No / Yes	1	Z	M	Z	Z
0	1	0	0	1	0	1	1	1	No	1	Z	M	Z	Z
0	1	0	0	1	0	1	1	1	Yes	2	Z	M	D	D
0	0	0	1	1					These combinations do not occur.					
*	1	0	1	1	*									

Bit Meaning

- Not meaningful.
- *
 Bits may be zeros or ones.

 - A Alert status.
 - D Accumulated device-connect-time-interval (DCTI) value stored in bytes 2 and 3.
 - I Intermediate status.
 - L Extended-status-word format.
 - M Last-path-used mask (LPUM) stored in byte 1.
 - P Primary status.
 - R Subchannel-logout information stored in bytes 0-3.
 - S Secondary status.
 - U No format defined.
 - X Status pending.
 - Z Bits are stored as zeros.

Extended-Control Word (ECW)

SCSW Bits		ERW Bit 7	ERW Bits 10-15	ECW Words 0-7
5	14			
0	0	0	Zeros	Unpredictable
0	1	1	Number of concurrent-sense bytes ^a	Concurrent-sense information ^a
1	0	0	Zeros	Unpredictable
1	1	0	Zeros	Model-dependent information
1	1	1	Number of concurrent-sense bytes	Concurrent-sense information

- a. The contents of the ECW are specified by bits 5 and 14 of word 0 of the SCSW. The combination of SCSW bit 5 zero, SCSW bit 14 one, and ERW bit 7 zero does not occur.

Extended-Measurement Word

Word

0	Device-Connect Time
1	Function-Pending Time
2	Device-Disconnect Time
3	Control-Unit-Queuing Time
4	Device-Active-Only Time
5	Device-Busy Time
6	Initial-Command-Response Time
7	Reserved

0

31

Format 0 Measurement Block

Word

0	SSCH + RSCH Count	Sample Count
1	Device-Connect Time	
2	Function-Pending Time	
3	Device-Disconnect Time	
4	Control-Unit-Queuing Time	
5	Device-Active-Only Time	
6	Device-Busy Time	
7	Initial-Command-Response Time	

0

16

31

Format 1 Measurement Block

Word

0	SSCH + RSCH Count	
1	Sample Count	
2	Device-Connect Time	
3	Function-Pending Time	
4	Device-Disconnect Time	
5	Control-Unit-Queuing Time	
6	Device-Active-Only Time	
7	Device-Busy Time	
8	Initial-Command-Response Time	
9	Interrupt Delay Time	
10	I/O Priority Delay Time	
11		
:	Reserved	
15		
0	31	

Channel-Report Word (CRW)

0	S	R	C	RSC	A	0	ERC	Reporting-Source ID
0				4		8	10	16
Bit	<u>Meaning</u>							31
1	(S) Solicited CRW							
2	(R) Overflow (one or more CRWs lost)							
3	(C) Chaining (meaningless if bit 2 is one)							
4-7	(RSC) Reporting-source code (see Reporting-Source table)							
8	(A) Ancillary report							
10-15	(ERC) Error-recovery code (see Error-Recovery-Code table)							
16-31	Reporting-source ID (see Reporting-Source table)							

Error-Recovery Codes

ERC	Condition
0 0 0 0 0 1	Available
0 0 0 0 1 0	Initialized
0 0 0 0 1 1	Temporary error
0 0 0 1 0 0	Installed parameters initialized
0 0 0 1 0 1	Terminal
0 0 0 1 1 0	Permanent error with facility not initialized
0 0 0 1 1 1	Permanent error with facility initialized
0 0 1 0 0 0	Installed parameters modified

Reporting Source

The reporting-source-ID format depends on the RSC field of the channel-report word, as follows:

RSC	Reporting Source	Reporting-Source ID
0 0 1 0	Monitoring facility	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 1 1	Subchannel (first or only CRW)	X X X X X X X X X X X X X X X X
0 0 1 1	Subchannel (chained CRW)	0 0 0 0 0 0 0 0 0 0 S S 0 0 0 0
0 1 0 0	Channel path	0 0 0 0 0 0 0 0 Y Y Y Y Y Y Y Y
1 0 0 1	Configuration-alert facility	0 0 0 0 0 0 0 0 Y Y Y Y Y Y Y Y
1 0 1 1	Channel subsystem	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

S = Subchannel-set identifier (SSID) when the MSS facility is installed and the CRW is chained immediately following a CRW for a subchannel.

X = Subchannel number

Y = Channel-path ID (CHPID)

I/O Command Codes

Standard Command-Code Assignments (CCW and DCW Bits 0-7)

x x x x 0 0 0 0	Invalid Command	mmmm 0 1 0 0	Sense
mmmm mm0 1	Write (a)	0 0 0 0 0 1 0 0	— Basic Sense
mmmm mm1 0	Read (a)	1 1 1 0 0 1 0 0	— Sense ID
0 0 0 0 0 0 1 0	— Read IPL	x x x x 1 0 0 0	Transfer in channel (c)
mmmm mm1 1	Control	0 0 0 0 1 0 0 0	Transfer in channel (d)
0 0 0 0 0 0 1 1	— Control no operation	mmmm 1 0 0 0	Invalid command (e)
0 1 mm 0 0 0 0	Transport (b)	mmmm 1 1 0 0	Read backwards (f)
x –	Bit Ignored	a	May designate control data in a DCW
m –	Modifier bit for specific type of I/O device	b	DCW only
		c	Format-0 CCW
		d	Format-1 CCW
		e	Format-1 CCW and nonzero m bit
		f	CCW only

Standard Meanings of Bits of First Sense Byte

Bit	Designation	Bit	Designation
0	Command reject	4	Data check
1	Intervention required	5	Overrun
2	Bus-out check	6	(Device dependent)
3	Equipment check	7	(Device dependent)

Character Assignments

Dec	Hex	EBCDIC ¹	ISO-8 ²
0	00	NUL	NUL
1	01	SOH	SOH
2	02	STX	STX
3	03	ETX	ETX
4	04	SEL	EOT
5	05	HT	ENQ
6	06	RNL	ACK
7	07	DEL	BEL
8	08	GE	BS
9	09	SPS	HT
10	0A	RPT	LF
11	0B	VT	VT
12	0C	FF	FF
13	0D	CR	CR
14	0E	SO	SO
15	0F	SI	SI
16	10	DLE	DLE
17	11	DC1	DC1
18	12	DC2	DC2
19	13	DC3	DC3
20	14	RES/ENP	DC4
21	15	NL	NAK
22	16	BS	SYN
23	17	POC	ETB
24	18	CAN	CAN
25	19	EM	EM
26	1A	UBS	SUB
27	1B	CU1	ESC
28	1C	IFS	IFS
29	1D	IGS	IGS
30	1E	IRS	IRS
31	1F	ITB/IUS	IUS
32	20	DS	SP
33	21	SOS	!
34	22	FS	"
35	23	WUS	#
36	24	BYP/INP	\$
37	25	LF	%
38	26	ETB	&
39	27	ESC	'
40	28	SA	(
41	29	SFE)
42	2A	SM/SW	*
43	2B	CSP	+
44	2C	MFA	,
45	2D	ENQ	-
46	2E	ACK	.
47	2F	BEL	/
48	30		0
49	31		1
50	32	SYN	2
51	33	IR	3
52	34	PP	4
53	35	TRN	5
54	36	NBS	6
55	37	EOT	7
56	38	SBS	8
57	39	IT	9
58	3A	RFF	:
59	3B	CU3	;
60	3C	DC4	<
61	3D	NAK	=
62	3E		>
63	3F	SUB	?

Dec	Hex	EBCDIC ¹	ISO-8 ²
64	40	SP	@
65	41	RSP	A
66	42	â	B
67	43	ã	C
68	44	à	D
69	45	á	E
70	46	ã	F
71	47	â	G
72	48	ç	H
73	49	ñ	I
74	4A	¢	J
75	4B	.	K
76	4C	<	L
77	4D	(M
78	4E	+	N
79	4F		O
80	50	&	P
81	51	é	Q
82	52	ê	R
83	53	ë	S
84	54	è	T
85	55	í	U
86	56	î	V
87	57	ï	W
88	58	ì	X
89	59	ß	Y
90	5A	!	Z
91	5B	\$	[
92	5C	*	\
93	5D)]
94	5E	;	^
95	5F	-	-
96	60	-	`
97	61	/	a
98	62	Â	b
99	63	Ã	c
100	64	À	d
101	65	Á	e
102	66	Ã	f
103	67	Â	g
104	68	Ç	h
105	69	Ñ	i
106	6A	:	j
107	6B	,	k
108	6C	%	l
109	6D	-	m
110	6E	>	n
111	6F	?	o
112	70	ø	p
113	71	É	q
114	72	Ê	r
115	73	Ë	s
116	74	É	t
117	75	í	u
118	76	î	v
119	77	ï	w
120	78	ì	x
121	79	`	y
122	7A	:	z
123	7B	#	{
124	7C	@	
125	7D	'	}
126	7E	=	~
127	7F	"	*

Dec	Hex	EBCDIC ¹	ISO-8 ²
128	80	Ø	
129	81	a	
130	82	b	BPH
131	83	c	NBH
132	84	d	IND
133	85	e	NEL
134	86	f	SSA
135	87	g	ESA
136	88	h	HTS
137	89	i	HTJ
138	8A	«	VTS
139	8B	»	PLD
140	8C	ð	PLU
141	8D	ý	RI
142	8E	þ	SS2
143	8F	±	SS3
144	90	°	DCS
145	91	j	PU1
146	92	k	PU2
147	93	l	STS
148	94	m	CCH
149	95	n	MW
150	96	o	SPA
151	97	p	EPA
152	98	q	SOS
153	99	r	
154	9A	ª	SCI
155	9B	º	CSI
156	9C	æ	ST
157	9D	,	OSC
158	9E	Æ	PM
159	9F	¤	APC
160	A0	µ	RSP
161	A1	~	i
162	A2	s	¢
163	A3	t	£
164	A4	u	¤
165	A5	v	¥
166	A6	w	:)
167	A7	x	§
168	A8	y	-
169	A9	z	©
170	AA	i	®
171	AB	¿	«
172	AC	Đ	¬
173	AD	Ý	SHY
174	AE	þ	®
175	AF	®	-
176	B0	^	°
177	B1	£	±
178	B2	¥	2
179	B3	.	3
180	B4	©	'
181	B5	§	µ
182	B6	¶	¶
183	B7	¼	.
184	B8	½	»
185	B9	¾	1
186	BA	[º
187	BB]	»
188	BC	ä	¼
189	BD	”	½
190	BE	’	¾
191	BF	x	¿

Dec	Hex	EBCDIC ¹	ISO-8 ²
192	C0	{	À
193	C1	A	Á
194	C2	B	Â
195	C3	C	Ã
196	C4	D	Ä
197	C5	E	Å
198	C6	F	Æ
199	C7	G	Ç
200	C8	H	É
201	C9	I	É
202	CA	SHY	Ê
203	CB	ô	Ê
204	CC	ö	í
205	CD	ò	í
206	CE	ó	í
207	CF	õ	í
208	D0	}	Ð
209	D1	J	Ñ
210	D2	K	Ò
211	D3	L	Ó
212	D4	M	Ö
213	D5	N	Ö
214	D6	O	Ö
215	D7	P	×
216	D8	Q	Ø
217	D9	R	Ù
218	DA	ı	Ú
219	DB	û	Ù
220	DC	ü	Ü
221	DD	ù	Ý
222	DE	ú	Þ
223	DF	ÿ	ß
224	E0	\	à
225	E1	÷	á
226	E2	S	â
227	E3	T	ã
228	E4	U	ã
229	E5	V	à
230	E6	W	æ
231	E7	X	ç
232	E8	Y	è
233	E9	Z	é
234	EA	²	ê
235	EB	Ó	ë
236	EC	Ö	ì
237	ED	Ò	í
238	EE	Ó	î
239	EF	Õ	ĩ
240	F0	0	ð
241	F1	1	ñ
242	F2	2	ò
243	F3	3	ó
244	F4	4	ô
245	F5	5	ö
246	F6	6	ö
247	F7	7	÷
248	F8	8	ø
249	F9	9	ù
250	FA	³	ú
251	FB	Û	û
252	FC	Ü	ü
253	FD	Ù	ý
254	FE	Ú	þ
255	FF	EO	ÿ

Notes:

- 1 The EBCDIC characters are based on code page 037.
 2 The ISO-8 controls are from ISO 6429, and the graphics are from ISO 8859-1. The ISO-8 graphics are code page 00819, named ISO/ANSI Multilingual.

Control Character Representations

ACK	Acknowledge	IT	Indent Tab
BEL	Bell	ITB	Intermediate Transmission Block
BS	Backspace	IUS	International Unit Separator
BYP	Bypass	LF	Line Feed
CAN	Cancel	MFA	Modify Field Attribute
CR	Carriage Return	NAK	Negative Acknowledge
CSP	Control Sequence Prefix	NBS	Numeric Backspace
CU1	Customer Use 1	NL	New Line
CU3	Customer Use 3	NUL	Null
DC1	Device Control 1	POC	Program-Operator Communication
DC2	Device Control 2	PP	Presentation Position
DC3	Device Control 3	RES	Restore
DC4	Device Control 4	RFF	Required Form Feed
DEL	Delete	RNL	Required New Line
DLE	Data Link Escape	RPT	Repeat
DS	Digit Select	SA	Set Attribute
EM	End of Medium	SBS	Subscript
ENP	Enable Presentation	SEL	Select
ENQ	Enquiry	SFE	Start Field Extended
EO	Eight Ones	SI	Shift In
EOT	End of Transmission	SM	Set Mode
ESC	Escape	SO	Shift Out
ETB	End of Transmission Block	SOH	Start of Heading
ETX	End of Text	SOS	Start of Significance
FF	Form Feed	SPS	Superscript
FS	Field Separator	STX	Start of Text
GE	Graphic Escape	SUB	Substitute
HT	Horizontal Tab	SW	Switch
IFS	Interchange File Separator	SYN	Synchronous Idle
IGS	Interchange Group Separator	TRN	Transparent
INP	Inhibit Presentation	UBS	Unit Backspace
IR	Index Return	VT	Vertical Tab
IRS	Interchange Record Separator	WUS	Word Underscore

Additional ISO-8 Control Character Representations

APC	Application Program Command	PLD	Partial Line Down
BPH	Break Permitted Here	PLU	Partial Line Up
CCH	Cancel Character	PM	Privacy Message
CSI	Control Sequence Introducer	PU1	Private Use One
DCS	Device Control String	PU2	Private Use Two
ESA	End of Selected Area	SCI	Single Character Introducer
HTJ	Character Tabulation w/ Justification	SOS	Start of String
HTS	Character Tabulation Set	SPA	Start of Guarded Area
IFS	Information Separator Four	SSA	Start of Selected Area
IGS	Information Separator Three	SS2	Single Shift Two
IND	Index	SS3	Single Shift Three
IRS	Information Separator Two	ST	String Terminator
MW	Message Waiting	STS	Set Transmit State
NBH	No Break Here	US	Information Separator One
NEL	Next Line	VTS	Line Tabulation Set
OSC	Operating System Command		

Formatting Character Representations

NSP	Numeric Space	SP	Space
RSP	Required Space	SHY	Syllable Hyphen

Two-Character BSC Data Link Controls

Function	EBCDIC	ASCII
ACK-0	DLE,X'70'	DLE,0
ACK-1	DLE,X'61'	DLE,1
WACK	DLE,X'68'	DLE,;
RVI	DLE,X'7C'	DLE,<

Commonly Used Editing Pattern Characters

Code (Hex)	Meaning	Code (Hex)	Meaning
20	Digit selector	5B	Dollar sign
21	Start of significance	5C	Asterisk
22	Field separator	6B	Comma
40	Blank	C3D9	CR (credit)
4B	Period	C4C2	DB (debit)

ANSI-Defined Printer Control Characters

(A in RECFM field of DCB)

Code	Action before Printing Record
blank	Space 1 line
0	Space 2 lines
-	Space 3 lines
+	Suppress space
1	Skip to line 1 on new page

Hexadecimal and Decimal Conversion

From hex: locate each hex digit in its corresponding column position and note the decimal equivalents. Add these to obtain the decimal value.

From decimal: (1) locate the largest decimal value in the table that will fit into the decimal number to be converted, and (2) note its hex equivalent and hex column position. (3) Find the decimal remainder. Repeat the process on this and subsequent remainders.

Note: Hexadecimal equivalents of all numbers from 0 to 255 are listed in the code tables.

Word											
Halfword						Halfword					
Byte			Byte			Byte			Byte		
Bits:	0123	4567	0123	4567	0123	4567	0123	4567	0123	4567	0123
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec
0	0	0	0	0	0	0	0	0	0	0	0
1	268,435,456	1	16,777,216	1	1,048,576	1	65,536	1	4,096	1	256
2	536,870,912	2	33,554,432	2	2,097,152	2	131,072	2	8,192	2	512
3	805,306,368	3	50,331,648	3	3,145,728	3	196,608	3	12,288	3	768
4	1,073,741,824	4	67,108,864	4	4,194,304	4	262,144	4	16,384	4	1,024
5	1,342,177,280	5	83,886,080	5	5,242,880	5	327,680	5	20,480	5	1,280
6	1,610,612,736	6	100,663,296	6	6,291,456	6	393,216	6	24,576	6	1,536
7	1,879,048,192	7	117,440,512	7	7,340,032	7	458,752	7	28,672	7	1,792
8	2,147,483,648	8	134,217,728	8	8,388,608	8	524,288	8	32,768	8	2,048
9	2,415,919,104	9	150,994,944	9	9,437,184	9	589,824	9	36,864	9	2,304
A	2,684,354,560	A	167,772,160	A	10,485,760	A	655,360	A	40,960	A	2,560
B	2,952,790,016	B	184,549,376	B	11,534,336	B	720,896	B	45,056	B	2,816
C	3,221,225,472	C	201,326,592	C	12,582,912	C	786,432	C	49,152	C	3,072
D	3,489,660,928	D	218,103,808	D	13,631,488	D	851,968	D	53,248	D	3,328
E	3,758,096,384	E	234,881,024	E	14,680,064	E	917,504	E	57,344	E	3,584
F	4,026,531,840	F	251,658,240	F	15,728,640	F	983,040	F	61,440	F	3,840
8		7		6		5		4		3	
										2	1

Powers of 2 and 16

m	n	2^m and 16^n	Symbol
0	0	1	
1		2	
2		4	
3		8	
4	1	16	
5		32	
6		64	
7		128	
8	2	256	
9		512	
10		1 024	K (kilo)
11		2 048	
12	3	4 096	
13		8 192	
14		16 384	
15		32 768	
16	4	65 536	
17		131 072	
18		262 144	
19		524 288	
20	5	1 048 576	M (mega)
21		2 097 152	
22		4 194 304	
23		8 388 608	
24	6	16 777 216	
25		33 554 432	
26		67 108 864	
27		134 217 728	
28	7	268 435 456	
29		536 870 912	
30		1 073 741 824	G (giga)
31		2 147 483 648	
32	8	4 294 967 296	
33		8 589 934 592	
34		17 179 869 184	
35		34 359 738 368	
36	9	68 719 476 736	
37		137 438 953 472	
38		274 877 906 944	
39		549 755 813 888	
40	10	1 099 511 627 776	T (tera)
41		2 199 023 255 552	
42		4 398 046 511 104	
43		8 796 093 022 208	
44	11	17 592 186 044 416	
45		35 184 372 088 832	
46		70 368 744 177 664	
47		140 737 488 355 328	
48	12	281 474 976 710 656	
49		562 949 953 421 312	
50		1 125 899 906 842 624	P (peta)
51		2 251 799 813 685 248	
52	13	4 503 599 627 370 496	
53		9 007 199 254 740 992	
54		18 014 398 509 481 984	
55		36 028 797 018 963 968	
56	14	72 057 594 037 927 936	
57		144 115 188 075 855 872	
58		288 230 376 151 711 744	
59		576 460 752 303 423 488	
60	15	1 152 921 504 606 846 976	E (exa)
61		2 305 843 009 213 693 952	
62		4 611 686 018 427 387 904	
63		9 223 372 036 854 775 808	

<i>m</i>	<i>n</i>	<i>2^m and 16ⁿ</i>	Symbol
64	16	18 446 744 073 709 551 616 36 893 488 147 419 103 232 73 786 976 294 838 206 464 147 573 952 589 676 412 928	
68	17	295 147 905 179 352 825 856 590 295 810 358 705 651 712 1 180 591 620 717 411 303 424 2 361 183 241 434 822 606 848	Z (zetta)
72	18	4 722 366 482 869 645 213 696 9 444 732 965 739 290 427 392 18 889 465 931 478 580 854 784 37 778 931 862 957 161 709 568	
76	19	75 557 863 725 914 323 419 136 151 115 727 451 828 646 838 272 302 231 454 903 657 293 676 544 604 462 909 807 314 587 353 088	
80	20	1 208 925 819 614 629 174 706 176 2 417 851 639 229 258 349 412 352 4 835 703 278 458 516 698 824 704 9 671 406 556 917 033 397 649 408	Y (yotta)
84	21	19 342 813 113 834 066 795 298 816 38 685 626 227 668 133 590 597 632 77 371 252 455 336 267 181 195 264 154 742 504 910 672 534 362 390 528	
88	22	309 485 009 821 345 068 724 781 056 618 970 019 642 690 137 449 562 112 1 237 940 039 285 380 274 899 124 224 2 475 880 078 570 760 549 798 248 448	(see note)
92	23	4 951 760 157 141 521 099 596 496 896 9 903 520 314 283 042 199 192 993 792 19 807 040 628 566 084 398 385 987 584 39 614 081 257 132 168 796 771 975 168	
96	24	79 228 162 514 264 337 593 543 950 336 158 456 325 028 528 675 187 087 900 672 316 912 650 057 057 350 374 175 801 344 633 825 300 114 114 700 748 351 602 688	
100	25	1 267 650 600 228 229 401 496 703 205 376 2 535 301 200 456 458 802 993 406 410 752 5 070 602 400 912 917 605 986 812 821 504 10 141 204 801 825 835 211 973 625 643 008	(see note)
104	26	20 282 409 603 651 670 423 947 251 286 016 40 564 819 207 303 340 847 894 502 572 032 81 129 638 414 606 681 695 789 005 144 064 162 259 276 829 213 363 391 578 010 288 128	
108	27	324 518 553 658 426 726 783 156 020 576 256 649 037 107 316 853 453 566 312 041 152 512 1 298 074 214 633 706 907 132 624 082 305 024 2 596 148 429 267 413 814 265 248 164 610 048	(see note)
112	28	5 192 296 858 534 827 628 530 496 329 220 096 10 384 593 717 069 655 257 060 992 658 440 192 20 769 187 434 139 310 514 121 985 316 880 384 41 538 374 868 278 621 028 243 970 633 760 768	
116	29	83 076 749 736 557 242 056 487 941 267 521 536 166 153 499 473 114 484 112 975 882 535 043 072 332 306 998 946 228 968 225 951 765 070 086 144 664 613 997 892 457 936 451 903 530 140 172 288	
120	30	1 329 227 995 784 915 872 903 807 060 280 344 576 2 658 455 991 569 831 745 807 614 120 560 689 152 5 316 911 983 139 663 491 615 228 241 121 378 304 10 633 823 966 279 326 983 230 456 482 242 756 608	(see note)
124	31	21 267 647 932 558 653 966 460 912 964 485 513 216 42 535 295 865 117 307 932 921 825 928 971 026 432 85 070 591 730 234 615 865 843 651 857 942 052 864 170 141 183 460 469 231 731 687 303 715 884 105 728	
128	32	340 282 366 920 938 463 463 374 607 431 768 211 456	

Note: No Système international d'unités (SI) symbols greater than Y (yotta) are defined.



File Number: S-390-00



Printed in the United States of America on recycled paper
containing 10% recovered post-consumer fiber.

SA22-7871-07

