

Trademarks

The following are trademarks of the International Business Machines Corporation in the United States and/or other countries.

•MVS •OS/390® •z/Architecture® •z/OS®

* Registered trademarks of IBM Corporation

The following are trademarks or registered trademarks of other companies.

Java and all Java-related trademarks and logos are trademarks of Sun Microsystems, Inc., in the United States and other countries.

Linux is a registered trademark of Linus Torvalds in the United States, other countries, or both.

Microsoft, Windows and Windows NT are registered trademarks of Microsoft Corporation.

- UNIX is a registered trademark of The Open Group in the United States and other countries
- SET and Secure Electronic Transaction are trademarks owned by SET Secure Electronic Transaction LLC.

* All other products may be trademarks or registered trademarks of their respective companies.

Notes


Notes: Performance is in Internal Throughput Rate (ITR) ratio based on measurements and projections using standard IBM benchmarks in a controlled environment. The actual throughput that any user will experience will vary depending upon considerations such as the amount of multiprogramming in the user's job stream, the UO configuration, the storage configuration, and the workload processed. Therefore, no assurance can be given that an individual user will achieve throughput improvements degraduated to the presented here. IBM hardware products are manufactured from new parts, or new and serviceable used parts. Regardless, our warranty terms apply: All customer examples cited or described in this presented as illustrations of the manner in which some customers have used IBM products and the results they may have achieved. Actual environmental costs and performance characteristics will vary depending on individual customer configurations and conditions. This publication was produced in the United States. IBM mayn of differ the products, services or features discussed in this scene customers have used IBM products and the information may be subject to change without notice. Consult your local IBM business All statements regarding IBMs future direction and internet are subject to change or withdrawal without notice, and regressent goals and objectives only. Iformation about continue non-IBM products should be addressed to the supplies of those products. Services IBM has not tested those products and continue the performance, compatibility, or any other claims related to non-IBM products. Questions on the capabilities of non-RBM products should be addressed to the supplies of those products.

Prices subject to change without notice. Contact your IBM representative or Business Partner for the most current pricing in your geography.


SHARE Session 10867 March 2012

© 2012 IBM Corporation


IEM



This presentation will discuss some of the old debugging concepts, as well as new techniques introduced by the recent z/OS releases.



The PSW and registers at the time of error provides good information that can help you to solve the problem. They should never be ignored.




The ESA/390 mode PSW was introduced many years ago. It is explained in the Principles of Operations manual. This slide mentioned a few interesting bits in the PSW.

The first bit on the left is bit 0 or the high order bit. Bits 6 and 7 are masks indicating whether I/O and external interrupts are enabled. In this example these bits are on which indicate that these interrupts are enabled. If these bits are off, the program is running with interrupts disabled. Disablement is a form of serialization to protect CPU related resources. A program cannot perform certain functions, such as issuing SVCs, when running disabled.

Bits 8-11 represent the key of the PSW. This key must match the storage key when write to storage is attempted, unless the PSW key is zero.


Bit 12 must be one, or else a specification exception (PIC 6) will occur. Bits 18 to 19 are the ASC mode bits. Bit 32 is the AMODE bit.




This is an example to demonstrate the use of a PSW in debugging. The error is a PIC 4 (Program Interrupt Code 4 = Protection Exception). The PSW points to the middle of the failing instruction text. Since the instruction length is 4, backing up 4 bytes shows that the failing instruction is a store using register 1. The PSW contains a key of 7. For a store, the PSW key must match the key of the storage, unless the PSW key is zero. The key of the storage in register 1 should be investigated.

Same as ESA/390			(Bits 64-127)	
(except bit 12 mus	st be zero)		Instruction Address (64-bit)	
	\bigvee	128-bit		

The z/Architecture mode PSW was introduced with the 64-bit architecture. Since the instruction address can now be 64-bit, the PSW is double the size of the ESA/390 PSW. The first word of this PSW is quite similar to the 390 PSW, except that bit 12 must be 0, and bits 31 and 32 indicate the AMODE. The second word of this PSW is mostly zero.



Prior to z/OS V1 R13, program execution above the 2G bar is not supported. This means the instruction address should always be 31-bit. So the second and third word of the PSW are mostly zeros (except bit 32). z/OS takes advantage of this condition and scrunches the 128-bit PSW into 64-bit before saving it in many places.



From a dump, you will usually find the 128-bit PSW in the output of IPCS ST FAILDATA or VERBX LOGDATA. But sometimes you may see the scrunched 64-bit PSW. This is most likely due to a very old recovery routine that did not request an above-the-line SDWA. For TCB mode errors, you can always find the 128-bit PSW in the RTM2WA.

Fr	om IPCS ST FA	ILDATA	A				
Time o	f Error Information						
PSW:	070C0001 8AF8D180	Instructio	on length:	04 Inter	rupt c	ode: 010	
Fail	ing instruction text	: 17885810	10205010	301847F0			
Fr	om IPCS SUMN	/I FORM	IAT ASI	(D (n)			
		/I FORM	IAT ASI	D(n)			
TM2WA: 7				D(n)	FF	LGTH	
TM2WA: 7	FFAFE10	ADDR	7ffafe10	SPID		LGTH CC	
TM2WA: 7 +0000 +0014	FFAFE10 ID RTM2 VRBC 009FD550	ADDR	7ffafe10	SPID			
TM2WA: 7 +0000 +0014	FFAFE10 ID RTM2	ADDR	7ffafe10	SPID			
TM2WA: 7 +0000 +0014 Li	FFAFE10 ID RTM2 VRBC 009FD550	ADDR ASC	7ffafe10	SPID			
TM2WA: 7 +0000 +0014 <i>Li</i> +06C8	FFAFE10 ID RTM2 VRBC 009FD550 nes omitted here	ADDR ASC	7ffafe10	SPID			


This example shows a scrunched PSW in the IPCS ST FAILDATA output. If this error occurred in TCB mode, one can find the 128-bit PSW in the RTM2WA. This control block is formatted after the failing TCB in the IPCS SUMMARY FORMAT output.

					ver					
		006F0858	DSP			BF5125F0		BF6C275A	0009в968	
			SVC			BF6968A0		0000000	3F781288	
)1 (010D	006F0858	PGM	004	078C1000	81452E60	00040004			
01 /	0100	006E0758	* DCWV	PROG			94004000	00000000 00000004	0000000	
)1 (Z/OS R	13 _{DSP}		-	_0AF2F598 80000000	0000000	E5000800	72F65720	
01 (00E4	009FF800	PGM	010		_0AF8D180 80000000	00040010	00000008 072FF800		
01 (00E4	009FF800	*RCVY	PROG			940C4000	00000010	00000000	


The system trace table consists of many different kinds of entries. Prior to z/OS V1 R13, all PSWs in the system trace entries are 64-bit (scrunched). z/OS V1 R13 is the first release that will support program execution above the 2G bar, as long as the program does not invoke system services. Since the instruction address can now be greater than 31 bit, some of the system trace entries have been changed to contain 128-bit PSWs. Note that the 128-bit PSW is displayed in 2 lines, but not in the order of bit 0 to bit 127. The instruction address is displayed first, then followed by the first half of the PSW in the next line.

In z/	OS R13			
SVRB: 009				7
-0020			RTPSW1 070C0001	
-0014	89F8D186 FLAGS1 02000000	RTPSW2 0006003B	/FFFFBD0	
	RSV 00000000		SZSTAB 001ED022	2
	CDE 00000000			
+0014	XSB XSB XLAS 00000000	LINK 00000000 TKN 0000		0
Г	nes omitted here			
+00D4 A	K 0000 P2	ASID 00D4		
+00D8 B	EA 00000000 09			
		0 0000000 0000000 0		

The RB contains a field called RBOPSW, which is used by z/OS to save the interrupted PSW of a TCB. This PSW is 64-bit and will still exist in z/OS V1 R13. It will be maintained by z/OS, but it will not be not used by z/OS to re-dispatch the TCB. The official 128-bit PSW is now in the XSB. In a dump, you should usually find that the RBOPSW and XSBOPSW16 are similar.




The PSW and registers at the time of error provides good information that can help you to solve the problem. They should never be ignored. Find the 128-bit failing PSW when you are debugging a problem, especially if it is related to a program check or a module running in AMODE 64.



The SYSTRACE PERFDATA option is a valuable addition to the IPCS diagnostic toolkit when properly applied; however, it can be dangerous when misused. The statistical data provided by PERFDATA must be applied within the context of the problem. For example, if the external symptom is high CPU utilization in Master, but SYSTRACE PERFDATA shows DB2 as being the predominant user of CP, then further investigation is required to determine which of a number of possibilities exist: 1) the dump does not accurately reflect the problem (bad timing – remember that a system trace snapshot is typically very short), 2) DB2 is normally a heavy CP user so the numbers in PERFDATA are normal, or 3) there is a connection which still needs to be identified between the external symptom of Master CPU usage and the internal observation of high DB2 CPU.


SYSTRACE PERFDATA is documented in the z/OS MVS IPCS Commands manual.



To understand why SYSTRACE output has sections where not all CPs are represented, it is necessary to understand how the operating system manages its trace buffers. There is one trace buffer associated with each CPU. Trace buffers are finite in size and so will "wrap-around" when they fill up. Trace entries are constantly being added and causing the oldest entries in the buffer to be displaced. A CP that is executing work that is causing lots of trace entries to be written will wrap its trace buffer quickly. This means that the time spanned by the entries in the trace buffer is quite short. A CP that is executing work that is producing very few entries will take longer to wrap its trace buffer. This means that the time spanned by the entries will take longer. The SYSTRACE formatter merges the trace entries by time stamp. Therefore, the oldest entries from the CPUs with slower-filling buffers will appear first in the trace. Eventually trace processing reaches a timeframe where even the most rapidly filling buffers have entries. At this point "trace data is available from all processors".

		3			IBM.
	SYSTI	RACE	PERFE	DATA:	
	Add	ress S	pace V	view	
For each	n address spa	ce in desi	gnated tr	ace table ti	me range:
• Total S	SRB time				
• Total 7	ГСВ time				
• Total t	ime				
Formatt	ed in order t	hat ASIDs	s are enco	ountered in	trace
	Found 53 addres Found 145 SRB a CPU breakdown I	and SSRB PSWs by ASID:	in SYSTRACE.		
	ASID Jobname	SRB Time	TCB Time	Total Time	
	006B ABCDEFGH 0060 CI CSRGNA 0078 SOMEBAT1 0080 SOMEBAT6 0064 PBLTEST 0085 CI CSRGNB 0063 MYJOB	0. 001601 0. 005703 0. 000994 0. 006793 0. 008914 0. 000725 0. 001004	0. 012151 0. 202266 0. 118045 0. 057610 0. 045282 0. 074175 0. 112320	0. 013752 0. 207969 0. 119040 0. 064404 0. 054196 0. 074901 0. 113325	
SHARE Sess	sion 10867 March 2012	2	16		© 2012 IBM Corporation


This address space-related CPU usage data can be sorted by SRB time, or TCB time, or Total time by using the Report View option under IPCS. To use this, first go to the bottom of the report. Then enter REPORT VIEW on the command line. This will put you into an editor which will allow you to delete, exclude, "find all", and sort lines. Typing COLS over the line number will give you a column indicator to aid in sorting.



Once again, users of PERFDATA are cautioned to use judgment in their interpretation of the data. Having many SRBs dispatched at the exact same PSW address may be perfectly normal for a particular function, especially if the total CPU time of the SRB activity dispatched at this point is quite low. PERFDATA must always be applied in context with other debugging symptoms and clues.

	BNI.
SYSTRACE PERFDATA:	
Address Space by TCB View	
 For each dispatched TCB for each address space in designated trace table time range: Individual and Total TCB CPU times Number of dispatches of each TCB Formatted in order that ASIDs are encountered in trace 	
TCB breakdown by ASID:	
ASID Jobname TCB Adr # of DSPs Time 006B ABCDEFGH 009EB748 97 0.012151	
ASID Jobname TCB Adr # of DSPs Time 0060 CI CSRGNA 009FA4E0 733 0.201798 0060 CI CSRGNA 009C688 20 0.000319 0060 CI CSRGNA 009FAB20 22 0.000148	
0. 202266	
SHARE Session 10867 March 2012 18M Corport	pration

The same comment made in the speaker notes of the previous slide applies to this slide as well. Large counts of dispatches may be normal, or could be a sign of a problem. It is important to map this data against other symptoms that you know about the problem; it cannot be used in a vacuum.




This portion of the report may be useful in identifying slow I/O response time. It is sorted by device number. Data reported for each device is unsorted. Use REPORT VIEW if you would like to sort it. Note that the report does provide quickest, slowest, total and average I/O times for each device immediately after the list of "SSCH to I/O times".


	IBM.
SYSTRACE PERFDATA:	
"Locks and Clocks" View	
Itemizes CMS lock suspensions	
 Displays PSWs on CLKCs entries, sorted by PSW address within ASID 	
• Aids in loop identification	
 Use DOWHERE parameter to map PSW addresses to a module: SYSTRACE PERFDATA(DOWHERE) 	
Lock Events: Lock ASID TCB/SRB Type PSW Adr Suspended at Resumed at Suspend Time	
CEDQ 0009 009F6638 TCB 9276C4D8 16: 02: 25. 532319 16: 02: 25. 532422 0. 000102 CEDQ 0001 0099D0E8 TCB 9276C4D8 16: 02: 25. 532572 16: 02: 25. 532610 0. 000037	
2 suspends 0.0000	
CLKC Events:	
ASID Jobname SRB/TCB CIkc PSW Where processing (CPU usage for this ASID is: 0.113	3325)
0063 MYJOB 009EB968 078D1E00 800235D4 ASI D(X' 0063') 000235D4. AREA(Jobpmyj ob)+0215D4 IN PRIV/ 0063 MYJOB 0000000 070C2000 813C13AE ASI D(X' 0063') 013C13AE. I EANUCO1. I CYPGAD+66 IN READ ONI 0063 MYJOB 009EB968 078D0E00 84BFE78C ASI D(X' 0063') 04BFE78C. I DA019L1+278C IN EXTENDED PLPA	
SHARE Session 10867 March 2012 20 © 2012 IBM C	Corporation

The lock statistics reported may be useful if assessing whether there are many significant delays due to CMS lock contention.

Notice how the DOWHERE option on PERFDATA breaks the CLKC PSWs down into load module and offset. This is convenient if you have already identified a loop in the system trace table (many CLKC entries in a row in a system trace table with similar PSWs characterizes an enabled loop) and you want a short cut to mapping the PSW addresses.




A "spin lock" is a serialization mechanism used by many system services. There are many types of spin locks since there are many types of system services that need to be serialized. Sometimes significant contention arises between users of a spin lock, resulting in impact to system performance. The operating system automatically detects spins of length 40 seconds or greater. However, lock contention that results in shorter spins can also cause operating system impact, yet be much more difficult to discover.




Many system services are serialized by spin locks. While small amounts of contention between system services for a spin lock are completely normal, large amounts of contention can result in slow performance by the system services requiring the lock. This in turn can affect the performance of applications that use that system service.

Spins for a lock that last less than a second do not result in a SPIN record being written.

The type of SPIN record that we will be focusing on is the spin for a lock. The LKX eyecatcher in the trace record is actually referring to the module IEAVELKX that handles spins for locks. Other types of SPIN records exist, and generally have an identifier of format "SPIN zzz/S" or "SPIN zzz/P, where zzz is a 3 letter eyecatcher related to the system module doing the spinning.




From the presence of these records in the system trace table, we can recognize that there was a spin for a system lock that lasted for longer than 1 second. The SPIN LKX/P (STOP) record indicates the length of the spin in the Unique-1 field. The first byte is approximately the number of seconds of the spin, and the remaining 3 bytes represent a fraction of a second. For example, in this STOP record, we see Unique-1 = 01482AA2. This tells us the spin lasted approximately $1 \sec + X'48'/X'100'$ which is a little more than 1.25 seconds. From either record we can identify the lock that is being requested by referring to the Unique-4 field. This word of data will have one bit on identifying the lock being requested. This bit string can be mapped against the 4-byte PSACLHS field which is described under the PSA control block mapping in MVS Data Areas. The Unique-2 field provides the indication of who is holding the lock that this unit of work is spinning for. This field contains a logical processor ID, so the unit of work currently active on that processor is the one holding the lock. To convert a logical CP ID to the CPU number that you will see in the PR column of the system trace table, simply turn off the X'00000080' bit. In the example above, when the X'00000080' bit is turned off, the result is all zeros, which tells us that the unit of work holding the lock is on CP 0. We would want to look at that CP next to understand what system service it may have been running in.



An occasional SPIN record in a system trace table in the absence of performance issues is not something to be concerned about. There are many reasons the operating system may experience a short spin. However, very long spins or more-than-occasional shorter spins, particularly in the presence of a system performance problem, bear further investigation.

		1 - 1 - 1			
	AR	eal Lif	fe Exar	nple:	
U	sing SY	YSTRA	ACE PE	RFDATA	A
Reported p	roblem: syst	tem was in	ntermittentl	y "sluggish"	
Documenta sluggishness		ole dump (S	SVC dump)	during period	of system
SYSTRAC	E PERFDA'	TA showe	d the follow	ving data which	n the
				C	
debijgger ha	as sorted in t	increasing	"Total Tim	e" order using	the "Report
		e	"Total Tim	e" order using	the "Report
debugger ha		e	"Total Tim	e" order using	the "Report
		e	"Total Tim Total Time	e" order using	the "Report
View" optic	on under IPO	CS:		e" order using	the "Report
View" optic	SRB Time 0. 000005 0. 000053	CS: TCB Time 0.000016 0.000000	Total Time 0.000021 0.000053	e" order using	the "Report
ASI D Jobname OO1C VLF OO03 RASP OO26 PBLTEST2	SRB Time 0.000005 0.000053 0.000054	CS: TCB Time 0.000016 0.000000 0.000053	Total Time 0.000021	e" order using	the "Report
View" optic ASI D Jobname OO1C VLF OO03 RASP OO26 PBLTEST2 45 Li	SRB Time 0.000005 0.000053 0.000054 ne(s) not Disp	CS: TCB Time 0.000016 0.000000 0.000053 ol ayed	Total Time 0.000021 0.000053 0.000108	e" order using	the "Report
View" optic ASI D Jobname OO1C VLF OO03 RASP OO26 PBLTEST2 45 Li OO63 MYJOB	SRB Time 0.000005 0.000053 0.000054 ne(s) not Disp 0.001004	CS: TCB Time 0.000016 0.000000 0.000053 ol ayed 0.112320	Total Time 0.000021 0.000053 0.000108 0.113325	e" order using	the "Report
View" optic ASID Jobname OO1C VLF OO03 RASP OO26 PBLTEST2 45 Li OO63 MYJOB OO78 SOMEBAT1	0. 000005 0. 000053 0. 000053 0. 000054 ne(s) not Disp 0. 001004 0. 000994	CS: TCB Time 0.000016 0.0000053 ol ayed 0.112320 0.118045	Total Time 0.000021 0.000053 0.000108 0.113325 0.119040	e" order using	the "Report
View" optic ASI D Jobname 001C VLF 0003 RASP 0026 PBLTEST2 45 Li 0063 MYJ0B 0078 SOMEBAT1 0066 GOODGUY	SRB Time 0.000005 0.000053 0.000054 ne(s) not Disp 0.001004 0.001904 0.003275	CS: TCB Time 0.000016 0.000000 0.000053 ol ayed - 0.112320 0.118045 0.128833	Total Time 0.000021 0.000053 0.000108 0.113325 0.119040 0.132108	e" order using	the "Report
View" optic ASID Jobname OO1C VLF OO03 RASP OO26 PBLTEST2 45 Li OO63 MYJOB OO78 SOMEBAT1	0. 000005 0. 000053 0. 000053 0. 000054 ne(s) not Disp 0. 001004 0. 000994	CS: TCB Time 0.000016 0.0000053 ol ayed 0.112320 0.118045	Total Time 0.000021 0.000053 0.000108 0.113325 0.119040	e" order using	the "Report
View" optic ASI D Jobname OO1C VLF OO3 RASP OO26 PBLTEST2 45 Li OO63 MYJOB O078 SOMEBAT1 OO66 GODGUY OO60 CI CSRGNA	SRB Time 0.000005 0.000053 0.000054 ne(s) not Disp 0.001004 0.000994 0.003275 0.005703	CS: TCB Time 0.000016 0.000000 0.000053 01 ayed 0.112320 0.118045 0.128833 0.202266	Total Time 0.000021 0.000053 0.000108 0.113325 0.119040 0.132108 0.207969 4.011129	e" order using	
View" optic ASI D Jobname OO1C VLF OO3 RASP OO26 PBLTEST2 45 Li OO63 MYJOB O078 SOMEBAT1 OO66 GODGUY OO60 CI CSRGNA	SRB Time 0.00005 0.000053 0.000054 ne(s) not Disp 0.001004 0.000994 0.003275 0.005703 2.691197	CS: TCB Time 0.000016 0.000000 0.000053 ol ayed 0.112320 0.118045 0.128833 0.202266 1.319932	Total Time 0.000021 0.000053 0.000108 0.113325 0.119040 0.132108 0.207969 4.011129		

In this data from SYSTRACE PERFDATA, one particular address space jumps out in terms of its CPU usage. You can see that the DUMPSRV address space is using large amounts of CPU time both in SRB mode and in task mode. Further down in this report there is a breakdown of this SRB and TCB usage. We will look at this in a moment.




As debuggers, we must constantly assess whether data is meaningful or a red herring. It might be easy to dismiss high SVC dump CPU usage as a red herring, but the explanation on this slide shows that this finding is actually surprising in light of how SDUMP is designed to work. Therefore, it is worth investigating further.

Let's I usage:		KFDAI	A break	dow	n of L	JUMPSRV	's SRB and TCB
	SRB breakdown	by ASID:					
	ASID Jobname	SRB	PSW	# of	SRBs	Time	
	0005 DUMPSRV 0005 DUMPSRV 0005 DUMPSRV	070C0000 070C4001 070C3000	85193190 818EDC00 814C641E		 2 1 1	0.000263 1.345179 1.345754	
		07000000	UTICOTIE		-	2. 691197	
	TCB breakdown	by ASID:					
	ASID Jobname	TCB Adr	# of DSPs	5	Time		
	0005 DUMPSRV	009FCC98	2	2	1. 3199	32	


Normally time accumulates in small increments across many dispatches of a unit of work. The data being displayed in this section of the PERFDATA report is unusual because it shows a relatively large amount of CPU time being accumulated across just a couple dispatches of units of work. This suggests that the units of work, when they receive control, are tying up the processor for an extended period of time without giving up the CP.

-		Let's		cus on jus		DUN DUM			ess sna	ace. As	SID 5		
				RACE ASID				uuui		acc, 11.	JI J		
00	0005	009FCC98	SVC	CD/D PSW 23 070C0000		UNI QUE-4	UNI QUE-5		PSACLHS- PSACLHSE WTO/WTOR Storage	PSALOCAL P	ASD SASD	TI MESTAMP DATE-01/0 11: 02: 26.	4/2012
00	0005	009FCC98 009FCC98 02491C80	SPIN		8190B276	00004000 00000000	00000081 000002F8	021C3C04 00FF15C2 00000000	88000001 00000000	00000000 0 PageFi x	005 0005	11: 02: 27. 11: 02: 28.	
		009FCC98			8190B276	00000000 0141F3DF 00004000	000002F8	021C3C04 00FF15C2	00000000	00000000 0			
		02491C80 02491C80			81930D82 81930D82		0100000d 009F0388	0039	00000000	00FB5500 0 00FB5500 0			
		Spinnir	ıg for	the RSM add	ress space	e lock		held by	unit of w	ork on CP	1		


Note that the TCB address in the WU-ADDR column of the two highlighted SPIN entries is the same as we saw on the previous slide in the "TCB Breakdown by ASID" for DUMPSRV. Note also that the WU-ADDR in the trace entries for the work running on CP 1 is *not* a TCB address. (We know this because the address is an above the line address, and TCBs must live below the line.) This means that the work running on CP 1 is an SRB. This is consistent with the expectation set when we looked at the PERFDATA report which showed that both TCB-mode and SRB-mode activity was contributing to the large amount of CPU usage. If we were to look backwards in this system trace table, we would find an SRB or SSRB dispatch entry for the unit of work currently active on CP 1.




The system trace table is a valuable tool for being able to piece together the order of events, and the details surrounding these events. From this small window in the system trace table, we are able to tell a story. The TCB at 9FCC98 on CP 0 is doing a STORAGE OBTAIN request at the same time that an SRB on CP 1 is processing an RSM PageFix request. VSM must have required RSM services in order to complete the STORAGE OBTAIN request, and these RSM services must have required the RSM Address Space lock. We are able to draw these conclusions from the fact that we see the TCB that did the STORAGE OBTAIN spinning for an RSM Address Space lock. We can also see that this spin lasted about 1.25 seconds. At that time we see that RSM has completed its PageFix request and released the lock that the TCB was spinning for. At this point the TCB is given the spin lock, and it is able to continue with the RSM processing that it requires. The bottom line here is that RSM lock contention is slowing down the progress of this TCB. Based on the PERFDATA about the DUMPSRV SRBs, we can theorize that the SRB is also suffering elongated run times due to RSM lock contention. This could be verified by checking for other SPIN entries in the system trace table.



It's always a good thing when the clues we turn up as we review data gives us enough information to perform a meaningful search of the Retain data base. It's even better when we turn up a hit! APAR OA32947 was a good match for this problem.



BEAR is an enhancement in z/Architecture since the z9 machines (a while ago). Basically the machine remembers the address of the last instruction that causes a break in sequential execution (or in common terms, a branch) and surfaces this information in a program interrupt. If this program interrupts is not resolvable, resulting in an error condition, z/OS will save the contents of BEAR in the SDWA or the RTM2WA.




BEAR is very useful in diagnosing a wild branch. In those situations, the PSW and registers at time of error may not clearing identify the culprit of the wild branch, but BEAR will. For other kinds of error that do not result from a bad branch, BEAR can also be used as a clue for the module flow prior to the error.

	nding BEA		a uu	mp		
				•		
F1	rom IPCS ST FAILI	DATA or V	ERBX L	OGDATA	1	
TIME (OF ERROR INFORMATION					
	TRUCTION LENGTH: 06	INTERRUPT	CODE: 001	0		
TRAI BREA FI RTM2WA:	LING INSTRUCTION TEXT NSLATION EXCEPTION AD AKING EVENT ADDRESS: rom IPCS SUMM FO 7FFAFE10	ORMAT A	00008_004F AF8C754 ASID(n)	F800		
TRAI BREZ F1 RTM2WA: +0000	LING INSTRUCTION TEXT NSLATION EXCEPTION AD AKING EVENT ADDRESS: rom IPCS SUMM FO 7FFAFE10 ID RTM2	DRESS: 0000 00000000_02 ORMAT A ADDR	00008_004F AF8C754 ASID(n) 7FFAFE10	F800 SPID		LGTH 0011
TRAI BREZ F1 RTM2WA: +0000 +0014	LING INSTRUCTION TEXT NSLATION EXCEPTION AD AKING EVENT ADDRESS: TOM IPCS SUMM FO 7FFAFE10 ID RTM2 VRBC 009FD550 ines omitted here	DRESS: 0000 00000000_02 ORMAT A ADDR ASC	00008_004F AF8C754 ASID(n) 7FFAFE10	F800 SPID		LGTH 0011 CC 0C40
TRAI BREZ F1 RTM2WA: +0000 +0014 +06C8	LING INSTRUCTION TEXT NSLATION EXCEPTION AD AKING EVENT ADDRESS: rom IPCS SUMM F(7FFAFE10 ID RTM2 VRBC 009FD550	00000000_02 0RMAT A ADDR ASC	00008_004F AF8C754 ASID(n) 7FFAFE10	F800 SPID		

You can find BEAR in the output of IPCS ST FAILDATA or VERBX LOGDATA, and also in the RTM2WA from IPCS SUMMARY FORMAT.

Debugging an ABEND0C1 with BEA	IBI R
From IPCS ST FAILDATA	
TIME OF ERROR INFORMATION PSW: 07850000 80000000 000000000 00000002 Instruction length: 02 Interrupt code: 0001 Failing instruction text: 00000000 000A0000 000130E1	
Breaking event address: 0000000_00007F20 Registers 0-7 GR: 00000000 00007EF8 00000040 007D5D84 007D5D60 007FF448 007C7FE0 FD00000 AR: 00000000 00000000 00000000 00000000 0000	
Registers 8-15 GR: 00007F22 007FF708 00000000 007FF448 965AB8B2 00006F60 80007F22 000000 AR: 00000000 00000000 00000000 00000000 0000	
From browsing storage	
00007F1E 1BFF 00007F20 05EF5900 F0D24780 F01290EC D00C1831 0K0}	
1BFF SR 15,15 05EF BALR 14,15	
© 2012 34 © 2012	IBM Corporati

The above example is an ABEND0C1 due to a branch to location zero. R14 and R15 shows that there may be a branch and link instruction prior to 7F22 that is causing the problem. BEAR confirms that it is indeed a BALR instruction at 7F20.



BEAR is also a symbolic in SLIP. A symbolic is not a parameter, but a symbol that can be used when coding a SLIP trap. The BEAR symbolic denotes the contents of BEAR at the time of the event causing the SLIP to match. This can help in additional filtering of a SLIP trap. Note that PER events (instruction fetch, storage alterations or successful branches) are actually presented by hardware as program interrupts, so BEAR will be stored as well.

