Site Map   |   Contact Us

SHARE in Anaheim

8790: Exploring the SMF 113 Processor Cache Counters and LSPRs

Thursday, March 3, 2011: 9:30 AM-10:30 AM
Room 202A (Anaheim Convention Center)
Speaker: Peter Enrico (Enterprise Performance Strategies Inc,)
  • Peter.Enrico.Exploring.SMF113.and.LSPR.pdf (1.1 MB)
  • The new SMF 113 measurements record measurements are designed to provide insight into the movement of data and instruction among the processor cache and memory areas. These measurements will be invaluable to help quantify the net effect of everything from turning on HiperDispatch to making critical application change. During this presentation Peter Enrico explain concept of processor caching on zArchitecture processors, the counters available in the SMF 113 record,   formulas that make the counters come alive, examples of how the counters could be used.


    Share |

    See more of Project: Enterprise-wide Capacity & Performance
    See more of Program: MVS