# Assembler University 207: Powerful New z/Architecture Instructions That Don't Require AMODE(64), Part 2 

SHARE 116 in Anaheim, Session 8983

Avri J. Adleman, IBM
adleman@us.ibm.com
(Presented by John Ehrman, IBM)
March 3, 2011

## Topics



- Shifting Instructions
- 64-bit shifting
- Rotate
- Packed Decimal Instructions
- Test Packed
- CVB and CVD enhanced instructions
- Pack and Unpack ASCII
- Translate (and Test) Instructions
- TRTR
- TRE and TR $x x$
- TRTE and TRTRE


## Terminology: all machine generations

| Byte | 8 bits |
| :--- | :--- |
| Halfword | 2 Bytes (16 Bits) |
| Fullword (Word) | 4 Bytes (32 Bits) |
| Doubleword | 8 Bytes (64 Bits) |
| Quadword | $\mathbf{1 6}$ Bytes (128 Bits) |

- Notation: 64-bit based [32-bit based]
- 64-bit based (Doubleword)
- 32-bit based (Fullword)
- Positions:
- "High Order" refers to the low numbered bits
- "Low Order" refers to the high numbered bits


## Register Layout




## Instruction mnemonic usage

| Mnemonic | Name | Instruction <br> Examples | Additional Remarks |
| :--- | :--- | :--- | :--- |
| LL???? | Load Logical | LLGT, LLGC, LLGH, ... | Loads specific bytes of a register, fills remainder with <br> zeroes. |
| ??G?? | Grande Register | LGR, AG, LTGR, ... | Applies to full 64-Bit register as target or target and <br> source; may widen value with or without sign <br> propagation. |
| ??F?? | Fullword <br> ("traditional register") | LGF, LGFR, ALGF, ... | Applies to 32-bit word as source; value is widened when <br> target is a 64-bit register. |
| ??T?? | Thirty-One Bit | LLGTR, LLGT | Applies to source as the lower 31 bits: bit 33[1] to bit 63 <br> [31] |
| ??H?? | Halfword (2 bytes) | LGH, AGH, ... | Applies to a halfword (a pair of specified bytes) of a 64 <br> bit register. |
| ??H?? | High word of a 64-bit register | LMH, STMH | Applies to the high word, bits 0 to 31, of a 64 bit register |
| ?????LL, <br> ???? LH', <br> ?????HL, <br> ????HH | Low-Low <br> Low-High <br> High-Low <br> High-High | TMLL, LLIHH, ... | Specfied halfwords of a 64-bit register |
| II???? | Insert-Immediate | IILL, IILH, ... | Load specific bytes of a register, leaving remainder alone. |

## 64-bit "Grande" shift instructions

- Allowable shifts
- Right vs. Left
- Arithmetic (CC set) vs. Logical (CC unchanged)
- Shift amount determined by the six bit effective address
- 0 to 63 bits
- No double (even/odd pair, 128-bit) shifting of 64-bit register pairs
- Entire 64-bit register partakes in the shifting
- Allows different target and source registers
- SxyG $\mathbf{R}_{1}, \mathbf{R}_{3}, \mathbf{D}_{\mathbf{2}}\left(\mathbf{B}_{2}\right)$
- $R_{1}$ is target, $R_{3}$ is source
- Enables retention of original operand value
- Instructions
- SLLG, SRLG, SLAG, SRAG


## Shifting examples

SHARE

* Example \#1:

SLLG R2,R1,4

* Before: R1 = X'000000FFFFFFFFFF'
* Before: R2 = ?
* After: R1 = X'000000FFFFFFFFFF'
* After: R2 = X'00000FFFFFFFFFF0'
* Example \#2:

SRAG R1,R1,5
JM WILLBRNH

* Before: R1 = X'8000000000000000'
* After: R1 = X'FC00000000000000'


## Rotate bits in a register

SHARE
Tectinolofy - Coonerbens - Renult

- Rotate Left Single Logical
- Also known as circular shift
- Instructions ( $R_{1}$ is the target and $R_{3}$ is the source)
- RLL $R_{1}, R_{3}, D_{2}\left(B_{2}\right)$
- 32 bit register shift
- RLLG $\mathrm{R}_{1}, \mathrm{R}_{3}, \mathrm{D}_{2}\left(\mathrm{~B}_{2}\right)$

Bit Flow

- 64 bit register shift
- Process
- Similar to shift left logical

```
64- or 32-bit Register
```

- Shifting to the left
- Shift amount determined by base and displacement: $\mathrm{D}_{2}\left(\mathrm{~B}_{2}\right)$
- No condition code change, overflow not recognized
- Carry-out bits are shifted back into the low order bits
- No loss of bits
- Target register of shift can differ from source register
- Special Notes:
- No Rotate Right Single Logical Instruction
- Use shift factor of 32 or 64 minus shift amount on RLL or RLLG instruction


## Rotate examples

* Example \#1:

RLLG R2,R1, 4

* Before:

R1 $=X^{\prime} F 000000000000000^{\prime}$

* Before:
$\mathrm{R} 2=$ ?
* After:

R1 $=X^{\prime} F 000000000000000^{\prime}$

* After: $\quad$ 2 $=X^{\prime} 000000000000000 F^{\prime}$
* Example \#2:

$$
\text { RLLG R1,R1, } 32
$$

* Before:

R1 $=X^{\prime}$ FFFFFFFF00000000'

* After:

R1 $=X^{\prime} 00000000 F F F F F F F{ }^{\prime}$

* Example \#3:


## RLL R1,R1,1

* Before: $\quad$ R1 $=X^{\prime} A A B B C C D D 80000000^{\prime}$
* After: $\quad$ R1 $=X^{\prime A A B B C C D D 00000001 ' ~}$


## FLOGR Instruction

SHARE

- $\mathbf{F L O G R} \mathbf{R}_{1}, \mathbf{R}_{\mathbf{2}}$ [RRE]

| ' $\mathrm{B983}$ ' | $/ / / / / / / /$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ |
| :--- | :--- | :--- | :--- |
| 0 |  | 24 | 2831 |

- Find Leftmost One Bit "Grande" Register (FLOGR)
- Register $\mathrm{R}_{1}$ must be an even-odd pair
- Register $\mathrm{R}_{2}$ any single 64-bit register
- Scan 64-bit register $\left(\mathrm{R}_{2}\right)$ left to right to find first one bit
- If found:
- Set register $\left(\mathrm{R}_{1}\right)$ with 0 based bit index ( 0 to 63 ) of first one bit in $\left(\mathrm{R}_{2}\right)$
- $R_{2}$ is copied into $\mathrm{R}_{1}+1$ with found bit set to 0
- Condition Code set to 0
- If not found:
- Set register $\left(\mathrm{R}_{1}\right)$ to 64
- Set register $\mathrm{R}_{1}+1$ to 0
- Condition Code set to 2


## Test Packed (Decimal)

- Test Decimal Instruction
- TP $D_{1},\left(L_{1}, B_{1}\right)$

| EB | $\mathrm{L}_{1}$ | $/ / / /$ | $\mathrm{B}_{1}$ | $\mathrm{D}_{1} \ldots$ | $/ / / / / / / /$ | C 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

- RSL format
$-D_{1}$ and $B_{1}$ are the base and displacement of the testing value
$-L_{1}$ represents the length of the field ranging from 1 to 16
- Extended Translation Facility 2
- Tests argument for a valid packed number format
- No need to use complex coding such as:
- Scanning digits and sign via looping
- Setting ESTAE and/or ESPIE exits
- Sets the condition code

| * Test Decimal Example |  |  |
| :--- | :--- | :--- |
|  | TP | PACKED |
|  | JNZ | INVALID |
|  | . | . |
| INVALID | DS | $0 H$ |
|  | . | . |
| PACKED | DC | $P^{\prime} n n n n^{\prime}$ |

- $\mathrm{CC}=0$ : All digits and sign codes are valid
$-\mathrm{CC}=1$ : Sign is invalid
- $\mathrm{CC}=2$ : At least one digit code is invalid
- $\mathrm{CC}=3$ : Sign invalid and at least one digit is invalid


## Binary and Packed extended conversion

- Convert to Binary Extensions
- CVBY R ${ }_{1}$,DBLWRD
- Same as CVB, but with extended displacement
- $\mathrm{R}_{1}$ is a 32 bit register
- DBLWRD is eight bytes with RXY storage and packed data
- CVBG R ${ }_{1}$, QUADWRD
- Similar to CVB
- $\mathrm{R}_{1}$ is a 64 bit register
- QUADWRD is sixteen bytes with RXY storage and packed data
- Supports extended displacement
- Convert to Decimal Extensions
- CVDY R ${ }_{1}$,DBLWRD
- Same as CVD, but with extended displacement
$-\mathrm{R}_{1}$ is a 32 bit register
- DBLWRD is eight bytes with RXY storage and packed data
- CVDG R ${ }_{1}$,QUADWRD
- Similar to CVB
- $R_{1}$ is a 64 bit register
- QUADWRD is sixteen bytes with RXY storage and packed data
- Supports extended displacement


## Pack ASCII

SHARE

- PKA $\mathrm{D}_{1}\left(\mathrm{~B}_{1}\right), \mathrm{D}_{2}\left(\mathrm{~L}_{2}, \mathrm{~B}_{2}\right)$ [SS format]
- Similar to the PACK instruction
- Target ( $\mathrm{Arg}_{1}$ ) has zone data removed from source ( $\mathrm{Arg}_{2}$ )
- Numeric field of source transferred byte to digit
- Implied positive sign is placed in rightmost hex digit of target
- ASCII, with a binary value of 1100
- Note exceptions:
- First argument $\mathrm{D}_{1}\left(\mathrm{~B}_{1}\right)$
- Length always 16
- Zero filled if necessary
- Second argument $\mathrm{D}_{2}\left(\mathrm{~L}_{2}, \mathrm{~B}_{2}\right)$ has variable length
- Ranges 1 to 32 in length
- Greater than 32 is an exception
- Equal to 32 is allowed, but leftmost byte is ignored


## Unpack ASCII

- UNPKA $D_{1}\left(L_{1}, B_{1}\right), D_{2}\left(B_{2}\right)$ [SS format]
- Similar to the UNPK instruction
- Expands packed BCD digits in source ( $\mathrm{Arg}_{2}$ ) into ASCII numeric characters ( $\mathrm{X}^{\prime} \mathbf{3 0}$ ' to $\mathrm{X}^{\prime} \mathbf{3 9}{ }^{\prime}$ ) in target ( $\mathrm{Arg}_{1}$ )
- Note exceptions:
- No transfer of sign
- Instead the condition code is set based on sign:
- 0 = plus, 1 = minus, 3 = invalid packed decimal sign
- First Argument $\mathrm{D}_{1}\left(\mathrm{~L}_{1}, \mathrm{~B}_{1}\right)$
- Ranges in length from 1 to 32 bytes
- Greater than 32 is an exception
- If length is too small, leftmost digits truncated
- Second Argument $\mathrm{D}_{2}\left(\mathrm{~B}_{2}\right)$ length is always 16


## More on PKA and UNPKA

- Usage with EBCDIC
- Instructions do not raise a data exception
- PKA can be used on EBCDIC or non-ASCII data
- Source need not contain valid numeric characters
- UNPKA can be used on EBCDIC
- Requires translation of destination zone fields
- Example: OC or TR type operations


## PKA and UNPKA Examples



UNPKA TARGET2,TARGET1

* TARGET2 -> XL06'303132333435'

TARGET2 DS XL06

## TRTR instruction

SHARE

- Translate and Test Reversed
- Opcode X'D0'
- TRTR $D_{1}\left(L_{1}, B_{1}\right), D_{2}\left(B_{2}\right) \quad$ [SS-Format]
- TRTR processes the same as the TRT instruction
- Including:
- Setting the condition code
- Register 1 optionally updated
- Register 2 optionally updated
- $\mathrm{D}_{2}\left(\mathrm{~B}_{2}\right)$ references a 256 byte search table, as usual
- Except:
- $\mathrm{D}_{1}\left(\mathrm{~L}_{1}, \mathrm{~B}_{1}\right)\left(\mathrm{Arg}_{1}\right)$ references the rightmost byte
- Process proceeds right to left


## TRTR example

* Find the last non-blank character in a string



## TRE instruction (1)

SHARE
Iechnology-Cosoctions - Renult

- Translate Extended
- TRE $\mathbf{R}_{\mathbf{1}}, \mathbf{R}_{\mathbf{2}}$ [RRE-Format]
- Opcode X'B2A5'
- $\mathrm{R}_{1}$ represents an even/odd pair of registers
- $\mathrm{R}_{1}$ contains the address of the field to translate
- $R_{1}+1$ contains the length of the field to translate
- $\mathrm{R}_{2}$ points to a 256 byte translation table
- Same use as $\mathrm{Arg}_{2}$ of the TR instruction
- General purpose register 0 contains a test byte
- Low order byte (bits 56-63)
- Remainder of register is ignored
- Sets a condition code (see next slide)
- Super translate instruction!
- Not limited to 256 bytes
- Operates on implementation defined section at a time
- Includes required termination (test) byte


## TRE instruction (2)

- Processes bytes left to right (length > 0)
- Until a condition code (see below) is set, bytes are translated similar to the TR instruction

| Event | $\mathrm{R}_{1}$ | $\mathrm{R}_{1}+1$ | Condition Code |
| :--- | :--- | :--- | :--- |
| All bytes processed <br> (i.e. Bytes $\mathrm{R}_{1}+1$ ) | $\mathrm{R}_{1}$ points to the end of the <br> string +1 | $\mathrm{R}_{1}+1$ is set to 0 | 0 |
| Test byte (i.e. low order <br> byte of GPR 0) matched in <br> source | $\mathrm{R}_{1}$ points to the location <br> of the matched test byte <br> from (GPR 0). | $\mathrm{R}_{1}+1$ contains the residual <br> length from the location <br> of the test byte match | 1 |
| CPU-determined number <br> of bytes processed | The CPU-determined <br> number of bytes is added <br> to $\mathrm{R}_{1}$. | The CPU-determined <br> number of bytes is <br> subtracted from $\mathrm{R}_{1}+1$ | 3 |

## TRE example

|  | XR | R0, R0 | Test byte $=\mathrm{x}^{\prime} 00^{\prime}$ |
| :---: | :---: | :---: | :---: |
|  | LA | R2, FIELD | R2 -> Field |
|  | LHI | R3, L'FIELD | R3 = Length |
|  | LARL | R4, ATETAB | R4 -> Translate Table |
| LOOP | DS | 0H | Over all Bytes |
|  | TRE | R2, R4 | Translate |
|  | J0 | LOOP | More to go ( $C C=3$ )? |
|  | JZ | DONE | Done ( $C C=0$ )? |
|  | LA | R2, 1(, R2) | Bump past null (CC=1) |
|  | JCT | R3, LOOP | Any left ?, continue |
| DONE | DS | 0H | Process complete |
| FIELD | DS | XL1000 | String to convert |
| ATETAB | DC | 0XL256 | Translation table |
|  | DC | XL16'000102 | 250B0C0D0E0F' |
|  | . . |  | Remainder of table |

## Special translation instructions (1)

- Four special translation instructions:
- TROO - Translate One to One
- Opcode x'B993'
- TROT - Translate One to Two
- Opcode x'B992'
- TRTO - Translate Two to One
- Opcode x'B991'
- TRTT - Translate Two to Two
- Opcode x'B990'


## Special translation functions (2)

SHARE

- $\operatorname{TrXX} \mathbf{R}_{1}, \mathbf{R}_{\mathbf{2}}$ [RRE-Format]
- $\mathrm{R}_{1}$ represents an even/odd pair of registers
- $\mathrm{R}_{1}$ has the address of the destination
- $\mathrm{R}_{1}+1$ has the length of the source
$-R_{2}$ is a single register
- $\mathrm{R}_{2}$ has the address of the source
- General Purpose Register 0
- Contains test character(s) (similar to the TRE instruction)
- Bits 48 to 63 (TRTO, TRTT) or bits 56 to 63 (TROO, TROT)
- General Purpose Register 1
- Contains the address of a translation table
- Must be on a doubleword (originally, page) boundary


## Special translation instructions (3)

- Process similar to TRE
- Checking test character(s)
- Setting condition code
- Except:
- Different source and destination
- Test character's size
- Table size and alignment (* ETF-2 relaxes restrictions on page alignment; see slide 26)

| Instruction | Source | Destination | Test Character(s) | Table |
| :--- | :--- | :--- | :--- | :--- |
| TROO | One Byte | One Byte | One Byte (bits 56 to 63) | 256 bytes (doubleword <br> boundary) |
| TROT | One Byte | Two Bytes | One Byte (bits 56 to 63) | 512 bytes (doubleword <br> boundary) |
| TRTO | Two Bytes | One Byte | Two Bytes (bits 48 to 63) | 64K bytes (page boundary)* |
| TRTT | Two Bytes | Two Bytes | Two Bytes (bits 48 to 63) | 128K bytes (page boundary) * |

## TROO example




## Special translation instructions (ETF-2 Enhancement Facility)

- TROO, TROT, TRTO and TRTT optional processing
- $\operatorname{Tr} x \boldsymbol{x} \mathbf{R}_{1}, \mathbf{R}_{\mathbf{2}},\left[\mathrm{M}_{3}\right]$
- $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ same as before
- $\mathrm{M}_{3}$ optional 4-bit mask
TROO

| $\mathrm{R}_{1}, \mathrm{R}_{2}\left[, \mathrm{M}_{3}\right]$ |  |  |  | [RRF] |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| ' B993' | $\mathrm{M}_{3}$ | $/ / / / /$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ |  |
| 0 |  | 16 | 20 | 24 |  |

- Currently bits 0,1 and 2 must be zero
- Bit 3 of mask (Test Character-Comparison Control)
- 0 - Operate as before
- 1 - Do not perform character comparison
- Only translation is performed
- $\mathrm{M}_{3}$ Ignored if ETF-2 Enhancement Facility not installed
- Translation-table alignment restriction relaxed:
- TROO and TROT: as before, are on a doubleword boundary
- TRTO and TRTT: new boundary conditions
- No ETF-2: 4K boundary
- With ETF-2: doubleword boundary


## Translate and Test Extended Facility (zSeries 10.0 Enhancement)

- Instructions
- TRTE $\mathbf{R}_{1}, \mathbf{R}_{\mathbf{2}}\left[, \mathbf{M}_{3}\right]$
- Translate and Test Extended
- Enhanced TRT
- TRTRE $\mathbf{R}_{1}, \mathbf{R}_{2}\left[, M_{3}\right]$
- Translate and Test Reverse Extended
- Enhanced TRTR

- Enhancements:
- Removes 256 byte length limit: uses length in $\mathrm{R}_{1}+1$
- Removes GPR R2 restriction: uses $\mathrm{R}_{2}$
- Optional Modifier $\left(\mathrm{M}_{3}\right)$ controls interpretation
- Size and value of translate scan entity - (addressed by $\mathrm{R}_{1}$ )
- Size of translate table - (addressed by GPR R1)

