

# Assembler University 303: A Gentle Introduction to Trimodal Programming on z/Architecture

SHARE 116 in Anaheim, Session 8981

Avri J. Adleman, IBM adleman@us.ibm.com

(Presented by John Ehrman, IBM) March 3, 2010

#### **Historical perspective**



- Classical S360/370
  - (1964) Only 24-bit addressing supported
- 370/XA
  - (1981) Bimodal addressing: 24- or 31-bit addressing
- ESA/390
  - (1988) Dataspaces and Access Registers
- z/Architecture
  - (2001) Trimodal addressing: 24-, 31-, or 64-bit addressing

### **Memory layout**





### **Terminology: all machine generations**



Byte	8 bits
Halfword	2 Bytes (16 Bits)
Fullword (Word)	4 Bytes (32 Bits)
Doubleword	8 Bytes (64 Bits)
Ouadword	16 Bytes (128 Bits)

- Notation: 64-bit based [32-bit based]
  - 64-bit based (Doubleword)
  - 32-bit based (Fullword)
- Positions:
  - "High Order" refers to the low numbered bits
  - "Low Order" refers to the high numbered bits

#### Registers



- 16 General Purpose Registers
  - In all generations of processors
- Pre-z/Architecture
  - 32 bits in size (the "Traditional environment")
- z/Architecture
  - 64 bits in size: (sometimes called "Grande")
  - Low Order Word: same as with Pre-z/Architecture processors
    - "Traditional" Instructions that use 24- and 31-bit addressing
  - High Order Word: z/Architecture Extension
    - New z/Architecture Instructions
      - Modal and modeless
      - 64 bit addressing
    - Ignored by "traditional" modeless instructions

#### **Address formats**



• 24-bit addressing

8 Bits	24 bits	
0,17,		31

31-bit addressing
 64-bit addressing
 (32 Bits High Half: New)
 64 Bits
 (32 Bits Low Half: Old)
 0
 31, 32
 32

## 24-bit addressing in System/360



- General Purpose Registers
  - 32 bits
    - High 8 bits (0 to 7) for user (flags, etc)
      - BALR instruction (ILC, CC, Program Mask)
      - DCB fields
    - Low 24 bits (8 to 31) for addressing
- Special addressing-mode instructions
  - None (none needed!)

### 24- and 31-bit addressing in 370/XA



- General Purpose Registers
  - 32 Bits
    - High Order bit indicates addressing mode
      - 0 for 24-bit addressing, 1 for 31-bit addressing
    - Bits 1 to 7 depend on addressing mode
      - Part of the address (31-bit addressing)
      - Flags, etc. (24-bit addressing)
- Special addressing-mode instructions
  - BSM (Branch and Set Mode)
  - BASSM (Branch and Save and Set Mode)
    - More about these two, later

#### 64-, 31-, and 24-bit addressing in z/Architecture



- General Purpose Registers: 64 Bits (Doubleword)
  - 32 Bit Extension (High Order Word)
    - Part of Address, Data, or Unused
  - 32 Bit Original (Low Order Word)
    - Retains Addressing Methodology for 24 -and 31-bit processing
    - Low order Bit 63[31]
      - Considered part of address -or- 64-bit addressing-mode indicator!
- Special addressing-mode instructions
  - Traditional:
    - BASSM, BSM
  - New with z/Architecture:
    - SAM24, SAM31, SAM64 and TAM

### **PSW description: 2 architecture modes**



- <u>ESA/390 mode</u>
- Doubleword (64 Bits )
  - Bit 12 is always 1
  - Bit 31 is always 0
  - Instruction Address:
    - Bits 33 to 63
  - Addressing Mode (A)
    - Bit 32 determines addressing mode
      - 0 in 24-bit mode
      - 1 in 31-bit mode

- <u>z/Architecture mode</u>
- Quadword (128 Bits)
  - Bit 12 is always 0
  - Bit 31 contains the EA mode
  - Instruction Address
    - Bits 64 to 127
  - Addressing mode
    - Bit 31 (EA): Extended Addressing Mode
    - Bit 32 (BA): Basic Addressing Mode

Ade	dressing Mo	des
	EA(0)	EA(1)
BA(0)	24	Invalid
BA(1)	31	64

#### **PSW formats: 2 architecture modes**



#### • ESA/390: Doubleword (64 bits)

Α

0	R	000	ΤΙΕ	Кеу	1	MWP	AS	CC	Mask	0000	0000	
---	---	-----	-----	-----	---	-----	----	----	------	------	------	--

Instruction Address

• <u>z/Architecture: Quadword (128 bits)</u>

0	R	000	ΤΙΕ	Кеу	0	M W I	P	AS	CC	Mask	0000	000	E
													•
в				Zero-Fi	11	ed (E	Bit	s 33	to 63	)			

Instruction Address (Bits 0 to 31)

Instruction Address (Bits 32 to 63)

# Architecture-mode-dependent instructions



- Processed differently based on Architecture Mode:
  - Same code may behave differently in z/Architecture mode vs. non- z/Architecture (ESA/390) mode
- Small (rare) number of cases
  - Examples:
    - BAKR and PR
      - Saves/Restores 64 bit registers
    - ESTA
      - PSW functions
    - BASSM & BSM
      - We will talk more about these two ...
- Differences are minimal
- They do what you would expect

#### **Modeless instructions**



- Independent of architecture mode *and* addressing mode
  - Function is identical
    - Generally non-storage access type instructions
      - Register-register type instructions
      - Size of register access implied by instruction name
- General Purpose Registers
  - Pre-z/Architecture instructions
    - Operate only on low order word (bit 32[0] to bit 63[31])
    - High order word (bits 0 to 31 of 64) ignored
    - Examples: L, LR, A, AR, M, MR, SRDA, ...
  - z/Architecture instructions
    - Operate either on 32-bit or all 64-bit registers
    - Examples: LGR (64-64), AGFR (64-32), RLL (32), RLLG (64), ...

### "Regular" modal instructions (1)



- Addresses function differently based on addressing mode
  - Base and Displacement are no different
  - May be hybrid with modeless
- Very predictable
  - No hidden surprises
- Generally the most commonly used instructions
  - Examples:
    - MVC both storage operands depend on addressing mode
    - Loads and Stores (hybrids)
      - $\operatorname{Arg}_1$  (register) size is based on instruction name (e.g. L vs LG)
      - Arg<sub>2</sub> (base and displacement) depends on addressing mode

#### "Regular" modal instructions (2)



- Load Address Types
  - LA, LAE, LAY:  $R_1, D_2(X_2, B_2)$
  - Modal Processing 64-bit register
    - 24-bit (high word is unchanged)
    - Low order word
      - Clears eight bits: 32[0] to 39[7]
      - Retains all other bits
    - 31-bit (high word is unchanged)
      - Low order word
      - Clears one bit: 32[0]
      - Retains all other bits
    - 64-bit
      - Sets full 64 bit register
- Lengths in registers usually interpreted based on addressing modes
  - Examples: CLCLE, MVCLE, TRE, ... etc.
  - Some do not, such as MVCL and CLCL

F	F $FF$	FF	FF	00	FF	FF	FF
---	--------	----	----	----	----	----	----

FF FF FF FF	7F FF	FF FF
-------------	-------	-------

FF FF FF FF	FF FF FF FF
-------------	-------------

### "Irregular" modal instructions



- Function differently based on addressing mode
  - Reference or address storage
    - Base and Displacement
    - Register storage reference
- Have possible "unpredictable" side effects or processing
  - Visit: *Principles of Operations*
  - <u>Read the fine print</u>!
- Not many cases; usually, extensive or complex instructions
  - Examples:
    - TRT sets GPR 1 differently depending on addressing mode
    - ESTA (see code 1)
      - If possible use code 4

#### **Mode-switching instructions**



 $R_2$ 

- Branch & Set Mode
  - BSM R<sub>1</sub>,R<sub>2</sub>
    - RR-Format:



- $R_1 = 32$  or 64-bit register
  - $R_1 \neq 0$ 
    - Receives PSW addressing mode bit only; rest unchanged
  - $R_1 = 0$ 
    - No Address mode bit saved
- $R_2 = 32$  or 64-bit register
  - $R_2 \neq 0$ 
    - Branch-to address
    - New addressing mode
  - $R_2 = 0$ 
    - No Branching
    - No Address Mode bit saved

- Branch & Save & Set Mode
  - BASSM  $R_1, R_2$ 
    - **RR-Format**:  $\bigcirc \bigcirc \square \square \square \square$
  - $R_1 = 32$  or 64-bit register
    - R<sub>1</sub> any register number
      - Receives current PSW address (of next instruction) and PSW addressing mode
  - $R_2 = 32$  or 64-bit register
    - $R_2 \neq 0$ 
      - Branch-to address
      - New addressing mode
    - $R_2 = 0$ 
      - No Branching
      - No Address Mode bit saved

#### Register addressing-mode formats for BSM and BASSM





Mode Setting Bit

## **BASSM & BSM addressing**



- Pre z/Architecture
  - Always an even branch address
  - 32-bit Register Only
  - High order bit mode setting
    - 0 for 24-bit addressing
    - 1 for 31-bit addressing
  - Low order bit
    - Part of instruction address
      - 0: Valid
      - 1: Odd instruction 
         address; Invalid!

- z/Architecture 64-bit
  - *Always* an even branch address
  - 64-bit register

<u>Note !!</u>

- Low-order bit (63)
- Not used as part of branch address
  - 0 for 24-, 31-bit addressing
  - 1 for 64-bit addressing
- High/Low order bit 32[0]
  - For 24-, 31-bit addressing determines mode as in prez/Architecture
  - For 64-bit mode, part of instruction address

#### Mode-switching examples: calls within a single assembly



\* Goto 24-bit mode from any mode LA R15,GOTO24 BASSM R14,R15 \* Entry into 24-bit Mode GOTO24 DC 0H **Below** the line ... BSM 0,R14 Return to Caller

\* Goto 31-bit mode from any mode (1) \* Entry into 31-bit Mode L R15,GOTO31@ GOTO31 DC 0H Below/Above line BASSM R14,R15 ... \* Goto 31-bit mode from any mode (2) BSM 0,R14 Return to Caller LARL R15,GOTO31 OILH R15,X'8000' BASSM R14,R15

\* Goto 64-bit mode from any mode \* Entry into 64-bit Mode XGR R15,R15 For 24/31->64 GOTO64 DC 0H Below/Above line LARL R15,GOTO64 ... OILL R15,X'0001' BSM 0,R14 Return to Caller BASSM R14,R15

GOTO31@ DC A(GOTO31+X'80000000')

# z/Architecture addressing-mode instructions



<ul> <li>SAM<i>xx:</i></li> <li>Set Addressing Mode <ul> <li>E-Type (2-Byte) format with Opcode X'010x'</li> <li>No registers set/modified; no register preload required</li> <li>Old mode not retained</li> </ul> </li> </ul>	<pre>* Examples: SAM24 , To AMODE(24)  SAM31 , To AMODE(31) </pre>
<ul> <li>Types</li> <li>SAM24: Switch to 24 bit addressing mode</li> <li>SAM31: Switch to 31 bit addressing mode</li> <li>O1 OD</li> <li>SAM64: Switch to 64 bit addressing mode</li> </ul>	SAM64 , TO AMODE(64)  TAM , Test AMODE JZ IN24 JO IN64
TAM – Test Addressing Mode 01 0B	* Running in AMODE(31) IN31 DS OH
<ul> <li>E-Type (2-byte) format:</li> </ul>	
<ul> <li>Sets condition code based on current addressing mode</li> <li>CC=0 - 24-bit addressing (Branch on Zero)</li> <li>CC=1 - 31-bit addressing (Branch on Mixed)</li> </ul>	* Running in AMODE(31) IN24 DS OH 
• CC=2 – Unused	* Running in AMODE(64)
<ul> <li>CC=3 – 64-bit addressing (Branch on One)</li> <li>No registers set or changed</li> </ul>	IN64 DS OH

- Addressing mode is not switched

### **BALR vs. BASR**



- BALR  $R_1, R_2$ 
  - Since S/360
  - High order word
    - 24-, 31-bit mode: ignored
    - 64-bit mode: part of address
  - Processing Modes  $(R_1)$ 
    - 24-bit addressing contains ILC, CC, Program Mask, 24 bit address
    - 31- and 64-bit addressing, identical to BASR
  - Deprecated now
    - Use BASR for branch and link
    - Use IPM instruction for CC and Program Mask

- BASR  $R_1, R_2$ 
  - Since XA/370 (bimodal)
  - High order word
    - 24-, 31-bit mode: ignored
    - 64-bit mode: part of address
  - Processing Modes (R<sub>1</sub>)
    - 24- and 31-bit addressing: contains mode bit and address
    - 64-bit addressing: contains only the address, no mode bit(s)
  - Preferred method of branch and link (or save) without mode switching
    - More consistent

### Memory referencing by 64-bit addresses





### **Special considerations**



#### • <u>16M Line</u>

- System data and code straddles the line
- Application code or data will not cross over
  - GETMAIN either totally below or above the line
  - Program object segment (class) will either be totally below or above the line
- <u>2G Bar</u>
  - Blackout zone for MVS is first 2G above the 2G bar
    - Technically, a valid addressable region !!
    - Applies to a 64-bit address
      - High word is all zeroes
      - Low Order word has address with bit (32[0]) set to 1
    - IARV64 will not allocate storage in blackout zone

# The useful LLGT and LLGTR instructions



- Load Logical "Grande" Thirty One Bits
  - LLGT  $R_1, D_2(X_2, B_2)$ 
    - RXY Format: **E3**  $R_1 X_2 B_2 DL_2 DH_2$  **17**
  - LLGTR  $R_1, R_2$ 
    - RRE Format:



- Source (Register or Storage) -
  - Fullword, 32 bits (Arg<sub>2</sub>)
- Target Register  $(R_1)$ 
  - Doubleword, 64 bits
    - High word set to all zeroes
    - Low order word copied from source
    - Low order word, High Bit 32[0] set to 0

FF

FF

 $\mathbf{F}\mathbf{F}$ 

**7**F

00

00

00

00

FF

FF

ΕF

FF

#### **Example: Call and Return**



	TITLE	'BAD CASE'		TITLE	'GOOD CASE'
MYPGM	CSECT	/	MYPGM	CSECT	1
MYPGM	AMODE	MY_AMODE	MYPGM	AMODE	MY_AMODE
MYPGM	RMODE	MY_RMODE	MYPGM	RMODE	MY_RMODE
AMODE	EQU	bit setting	AMODE	EQU	bit setting
	L BASR	R15,YOURPGM0 R14,R15		XGR L BASSM	R15,R15 <important! R15,YOURPGM@ R14,R15</important! 
YOURPGM@	DC END	A(YOURPGM+ <i>AMODE</i> )	YOURPGM@	DC END	A(YOURPGM+ <i>AMODE</i> )
YOURPGM YOURPGM YOURPGM	CSECT AMODE RMODE	, YOUR_AMODE YOUR_RMODE	YOURPGM YOURPGM YOURPGM	CSECT AMODE RMODE	<b>,</b> YOUR_AMODE YOUR_RMODE
	 <b>BSM</b> END	0,R14		 <b>BSM</b> END	0,R14

BAD CASE:	Worked OK for MY_AMODE=YOUR_AMODE for 24 and 31 but fails for 64
	Fails for <i>MY_AMODE≠YOUR_AMODE</i>
GOOD CASE:	Works for all MY_AMODE and YOUR_AMODE values

#### **Notes: Call and Return**



- Make sure CALL and RETURN types match
  - BASSM with BSM
  - BASR with BR
- Be sure alternatives are valid
  - LINK vs. LOAD and CALL
    - LINK: switches address mode as required
    - LOAD and CALL: does not switch addressing mode
- Watch out for addressing-mode bits as part of address
  - May have to clear address mode in register
    - Especially *"odd"* address and AMODE 64

#### **Example: The KILLER bit!**



	TITLE	'BAD PROGRAM'		TITLE	'GOOD PROGRAM'
MYPGM	CSECT	,	MYPGM	CSECT	,
MYPGM	AMODE	31	MYPGM	AMODE	31
MYPGM	RMODE	ANY	MYPGM	RMODE	ANY
	STM	R14,R12,12(R13)		STM	R14,R12,12(R13)
	BASR	R11,0		BASR	R11,0
	USING	*,R11		USING	*,R11
	• • •			• • •	
	SAM64	,		SAM64	,
* * * * * * * * *	********	* * * * * * * * * * * * * * * * * * * *	*******	* * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
* The Ne	ext Instruc	ction Abends!!! *	* The Ne	ext Instruc	ction Saves the Day *
* The Ne * (becau	ext Instruc ise BASR ez	ction Abends!!! * xecuted in AMODE(31)) *	* The Ne * (Remov	ext Instruc ves Blackou	ction Saves the Day * ut Area Addressing) *
* The Ne * (becau *******	ext Instruc use BASR ex	ction Abends!!! * <pre>xecuted in AMODE(31)) *</pre>	* The Ne * (Remov ********	ext Instruc zes Blackou	ction Saves the Day * ut Area Addressing) *
* The Ne * (becau *******	ext Instruc use BASR ex	ction Abends!!! * <pre>kecuted in AMODE(31)) *</pre>	* The Ne * (Remov *******	ext Instruc /es Blackou ********** LLGTR	ction Saves the Day * ut Area Addressing) * ***********************************
* The Ne * (becau ****	ext Instructure BASR ext se BASR ext *********** MVC	ction Abends!!! * <pre>kecuted in AMODE(31)) * **********************************</pre>	* The Ne * (Remov ******	ext Instruc ves Blackou ********* <b>LLGTR</b> MVC	ction Saves the Day * ut Area Addressing) * ***********************************
* The Ne * (becau *****	ext Instructure BASR ext se BASR ext *********** MVC •••	ction Abends!!! * <pre>xecuted in AMODE(31)) * <pre>x************************************</pre></pre>	* The Ne * (Remov	ext Instruc ves Blackou ********** <b>LLGTR</b> MVC 	ction Saves the Day * at Area Addressing) * ***********************************
* The Ne * (becau ********	ext Instructure BASR est MVC DS	ction Abends!!! * xecuted in AMODE(31)) * **********************************	* The Ne * (Remov ********	ext Instructives Blackou ************************************	ction Saves the Day * at Area Addressing) * ***********************************
* The Ne * (becau ******** DATA1 DATA2	ext Instructure BASR ext MVC DS DC	ction Abends!!! * xecuted in AMODE(31)) * **********************************	* The Ne * (Remov ******** DATA1 DATA2	ext Instructives Blackow ************************************	ction Saves the Day * at Area Addressing) * ***********************************
<ul> <li>* The Net</li> <li>* (becauter</li> <li>************************************</li></ul>	ext Instructure BASR ext MVC DS DC	ction Abends!!! * <pre> xecuted in AMODE(31)) * **********************************</pre>	* The Ne * (Remov ******** DATA1 DATA2	ext Instructives Blackow ************************************	ction Saves the Day * at Area Addressing) * ***********************************

#### Linkage considerations



- New Instructions
  - Save and Load 64 bit registers
    - STMH, LMH, STG, LG, STMG, LMG, LMD
  - More on this follows ...
- Save Areas
  - "Traditional" 72 byte save area
    - 32-bit registers
    - Standard Linkage
  - New Save Area Layout
    - 64-bit registers
    - Standard linkage
    - Transitional

# Store/Load (Multiple) high halves of registers



- Store/Load High Half of "Grande" Registers
   Only high word's 32 bits saved
- Format RSY (extended displacement)

- STMH  $R_1$ ,  $R_3$ ,  $D_2$  ( $B_2$ )

 $-LMH \quad R_1, R_3, D_2(B_2)$ 



- Analogous to STM and LM
  - Acts on range of registers
    - No Store or Load instructions for high half of a single register
    - Use multiple-type instruction with  $R_1 = R_3$

#### Store/Load entire 64-bit registers



- STG and LG
  - Store and Load single 64-bit register
  - Analogous to ST (STY) and L (LY)
  - Format RXY:
    - STG  $R_1, D_2(X_2, B_2)$
    - LG  $R_1, D_2(X_2, B_2)$
- STMG and LMG

- E3
    $R_1$   $X_2$   $B_2$   $DL_2$ ...
    $DH_2$  24 

   E3
    $R_1$   $X_2$   $B_2$   $DL_2$ ...
    $DH_2$  04
- Store and Load multiple 64-bit registers
- Analogous to STM (STMY) and LM (LMY)
- Format RSY:
  - STMG  $R_1, R_3, D_2(B_2)$
  - LMG  $R_1, R_3, D_2(B_2)$

**EB**

$$R_1$$
 $R_3$ 
 $B_2$ 
 $DL_2$ ...
  $DH_2$ 
**24 EB**
 $R_1$ 
 $R_3$ 
 $B_2$ 
 $DL_2$ ...
  $DH_2$ 
**04**

#### AJA-32

### Load Multiple Disjoint

- LMD  $R_1, R_3, D_2(B_2), D_4(B_4)$ 
  - Format SS:  $\begin{bmatrix} EF \\ R_1 \\ R_3 \end{bmatrix} \begin{bmatrix} R_2 \\ D_2 \end{bmatrix} \begin{bmatrix} B_4 \\ D_4 \end{bmatrix}$
  - Loads range of full 64-bit registers
  - Uses two different locations
    - High half registers loaded from Arg<sub>2</sub>
    - Low half registers loaded from Arg<sub>4</sub>
    - Equivalent to doing a LMH and LM in one instruction!
- Allows AMODE=64 code to load saved "*Grande*" registers from two different save areas (high and low words)
  - Prevents register corruption on needed addresses
- Notes:
  - For performance, use sparingly:
    - Use LMH and LM or LMG if possible
  - There is **no** "Store Multiple Disjoint"



#### Save areas: old and new



- IHASAVER macro in SYS1.MACLIB
- Types of save areas:
  - "Traditional" 72 byte save area
    - 32-bit register save
    - Standard Linkage
  - Format 4
    - 64-bit register save
    - Standard linkage
      - Eye catcher "F4SA" at offset X'04'
      - Relocates "previous" and "next" chains to offset 128 (dec) and 136 (dec)
  - Format 5
    - 64-bit register save like format 4
    - 32-bit high register save area appended
      - Used for transition from 32 to 64 bit register processing
    - Standard linkage (like format 4)
      - Eye catcher "F5SA" at offset X'04'
      - Relocates "previous" and "next" chains to offset 128 (dec) and 136 (dec)

#### Save area layouts



#### • Traditional

+00	Reserved for Languages	
+04	Previous Chain Pointer	
+08	Next Chain Pointer	
+0C	Return Address (R14)	
+10	Entry Address (R15)	
+14	GPR R0 to R12 Saved	
Upper Half of Registers to "New" Save		
	Area	
Lower Half of Registers to "Old" Save		

Area

#### • z/Architecture 64-Bit

+00	Reserved for Languages
+04	'F4SA' or 'F5SA'
+08	Return Address (G14)
+10	Entry Address (G15)
+18	GPR G0 to G12 Saved
+80	Previous Chain Pointer
+88	Next Chain Pointer
F5SA Extension	
+90	High Half Save of
	GPR G0 to G15
-	

### Sample program



- Two routines
  - Sample1
    - Runs either in 24- or 31-bit mode
    - Performs I/O to read and write records
    - Driver for a 64-bit-mode processing routine

#### - **RTN64**

- Entered in caller's mode (24 or 31)
  - Uses F5SA save area to save registers
- Processes records in 64-bit mode
  - Allocates and deletes storage above the 2G bar
    - IARV64
  - Accesses storage above the 2G bar
    - Uses 64 bit registers