New CPU Facilities in the IBM zEnterprise™ 196

Dan Greiner
dgreiner@us.ibm.com
z/Server Architecture
SHARE 116 in Anaheim
Session 8546, 2 March 2011, 3:00 pm

Note: This PowerPoint presentation contains a significant amount of animation to help illustrate the concepts described. SHARE proceedings are usually restricted to Adobe portable-document-format (.pdf) files. If you would like a copy of the original PowerPoint slide show, please see me after the session or send me an email at the address on the cover page.
The Legal Stuff

- **Trademarks:**
  - The following terms are trademarks of the International Business Machines Corporation in the United States, other countries, or both:
    - ESA/390
    - IBM
    - z/Architecture
    - z/OS
    - z/VM
  - IEEE is a trademark of the Institute of Electrical and Electronics Engineers, Inc. in the United States, other countries, or both.
  - Linux is a registered trademark of Linus Torvalds in the United States, other countries or both.
  - Unicode is a registered trademark of Unicode, Incorporated in the United States, other countries, or both.
  - Other trademarks and registered trademarks are the properties of their respective companies.

- All information contained in this document is subject to change without notice. The products described in this document are not intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

- While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made.

- The information in contained in this document is provided on an “AS IS” basis. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

© Copyright International Business Machines Corporation 2010-2011. Permission is granted to SHARE, Inc. to publish this presentation in the proceedings of SHARE 116.
This presentation reviews the new CPU facilities introduced (mostly) by the IBM zEnterprise 196 series of processors (the one exception is the message-security-assist extension 3 [MSA-X3] which was introduced in the System z10 GA3 machines, but was not previously published).

The major focus is on general instructions used by various high-level languages such as C and Java. The final slides will address a few other facilities available for authorized programs.

If you have a PowerPoint version of the presentation, this slide, and the section headings that they designate, contain hyperlinks to the various topics and subtopics. Each slide containing specific information has an “Index” hyperlink in the bottom-right corner that will return you to the next-higher level of information. (Note, SHARE limits their download page to PDFs; if you want the PowerPoint show, see me after the presentation, or send a note to dgreiner@us.ibm.com.)
High-Word Facility (1)

- Suite of instructions to manipulate bits 0-31 of a GPR
- For purposes of address-generation interlock (AGI), leftmost bits (0-31) are treated separately from rightmost bits (32-63)
- Intended to provide register-constraint relief for compilers
- Installation of the high-word facility (& al.) indicated by facility bit 45

Since its introduction in 1964, System 360 and all of its successors have provided 16 general-purpose registers. To alleviate the constraint felt by many programmers, numerous architectural features have been added: The relative branching (short and long) facilities, immediate- and extended-immediate-operand facilities, and the long displacement facility are a few examples. However, the 16-register limit continues to prove daunting to both assembler programmers and compiler designers alike.

Although z/Architecture provides 64-bit addressing and arithmetic, many applications continue to operate in the 31-bit addressing mode, and rarely require higher-precision arithmetic than 32 bits. For such programs, the leftmost 32 bits of the 64-bit registers have been of little use … until now.

The high-word facility provides a means by which selected new instructions can operate on the leftmost 32 bits (bits 0-31) of a general register – independent of the rightmost 32 bits (bits 32-63). This separation extends into address generation performed while in the 24- or 31-bit addressing modes; the updating of the leftmost 32 bits of a general-purpose register, using the high-word instructions, does not affect any pipeline address-generation interlock used by the rightmost 32 bits.

Several of the facilities discussed in this presentation share a common facility bit. Bit 45 indicates the installation of the high-word, interlocked-access, load/store-on-condition, distinct-operands, population-count, and fast-BCR-serialization facilities.
This slide enumerates the first 12 instructions in the high-word facility; the remainder are listed on the following slide. As will be immediately obvious, only a limited subset of the instructions are provided to manipulate the high words: ADD, ADD LOGICAL, BRANCH RELATIVE ON COUNT, COMPARE, COMPARE LOGICAL, LOAD BYTE, LOAD HALFWORD, LOAD, LOAD LOGICAL CHARACTER, LOAD LOGICAL HALFWORD, ROTATE THEN INSERT SELECTED BITS, STORE CHARACTER, STORE HALFWORD, STORE, SUBTRACT and SUBTRACT LOGICAL.

Note that many of the arithmetic-operand instructions have distinct operands; that is, the target register is separate from the two source registers.

Also note that, of necessity, certain characters in the mnemonics have become a bit overloaded. The rookie programmer will likely find using the high-word facility challenging. We hope the benefits will be worth it.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mnemonic</th>
<th>OpCode</th>
<th>1st Operand</th>
<th>2nd Operand</th>
<th>3rd Operand</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD HIGH</td>
<td>AHHHR</td>
<td>B9C8</td>
<td>R1.0-31</td>
<td>R2.0-31</td>
<td>R3.0-31</td>
</tr>
<tr>
<td>ADD HIGH</td>
<td>AHHLR</td>
<td>B9D8</td>
<td>R1.0-31</td>
<td>R2.0-31</td>
<td>R3.0-32-63</td>
</tr>
<tr>
<td>ADD HIGH IMMEDIATE</td>
<td>AH</td>
<td>CC8</td>
<td>R1.0-31</td>
<td>l2 [32 bits]</td>
<td>—</td>
</tr>
<tr>
<td>ADD LOGICAL HIGH</td>
<td>ALHHHR</td>
<td>B9CA</td>
<td>R1.0-31</td>
<td>R2.0-32</td>
<td>R3.0-31</td>
</tr>
<tr>
<td>ADD LOGICAL HIGH</td>
<td>ALHHLR</td>
<td>B9DA</td>
<td>R1.0-31</td>
<td>R2.0-32</td>
<td>R3.0-32-63</td>
</tr>
<tr>
<td>ADD LOGICAL WITH SIGNED IMMEDIATE IMMEDIATE</td>
<td>ALSIH</td>
<td>CCA</td>
<td>R1.0-31</td>
<td>l2 [32 bits]</td>
<td>—</td>
</tr>
<tr>
<td>ADD LOGICAL WITH SIGNED IMMEDIATE IMMEDIATE</td>
<td>ALSIHN</td>
<td>CCB</td>
<td>R1.0-31</td>
<td>l2 [32 bits]</td>
<td>—</td>
</tr>
<tr>
<td>BRANCH RELATIVE ON COUNT HIGH</td>
<td>BRCTH</td>
<td>CC6</td>
<td>R1.0-31</td>
<td>Rl2 [16 bits]</td>
<td>—</td>
</tr>
<tr>
<td>COMPARE HIGH</td>
<td>CHHR</td>
<td>B9CD</td>
<td>R1.0-31</td>
<td>R2.0-31</td>
<td>—</td>
</tr>
<tr>
<td>COMPARE HIGH</td>
<td>CHLR</td>
<td>B9DD</td>
<td>R1.0-31</td>
<td>R2.0-32-63</td>
<td>—</td>
</tr>
<tr>
<td>COMPARE IMMEDIATE HIGH</td>
<td>CH</td>
<td>CCD</td>
<td>R1.0-31</td>
<td>l2 [32 bits]</td>
<td>—</td>
</tr>
</tbody>
</table>

Explanation:
- _—_ Not applicable
- l2 Second operand is an immediate value
- Rl2 Second operand is a relative-immediate branch location
- Rn Register operand ‘n’
- S20 Storage operand designated by base and index registers with 20-bit signed long displacement
# High-Word Facility (3):

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mnemonic</th>
<th>OpCode</th>
<th>1st Operand</th>
<th>2nd Operand</th>
<th>Other</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMPARE LOGICAL HIGH</td>
<td>CLHHR</td>
<td>B9CF</td>
<td>Rₙ,0-31</td>
<td>Rₙ,0-31</td>
<td>—</td>
</tr>
<tr>
<td>COMPARE LOGICAL HIGH</td>
<td>CLHLR</td>
<td>B9DF</td>
<td>Rₙ,0-31</td>
<td>Rₙ,0-32-63</td>
<td>—</td>
</tr>
<tr>
<td>COMPARE LOGICAL HIGH</td>
<td>CLHF</td>
<td>E3CF</td>
<td>Rₙ,0-31</td>
<td>S20 [32 bits]</td>
<td>—</td>
</tr>
<tr>
<td>COMPARE LOGICAL IMMEDIATE HIGH</td>
<td>CLH</td>
<td>CCF</td>
<td>Rₙ,0-31</td>
<td>I₂ [32 bits]</td>
<td>—</td>
</tr>
<tr>
<td>LOAD BYTE HIGH</td>
<td>LBH</td>
<td>E3C0</td>
<td>Rₙ,24-31</td>
<td>S20 [8 BITS]</td>
<td>—</td>
</tr>
<tr>
<td>LOAD HALFWORD HIGH</td>
<td>LHH</td>
<td>E3C4</td>
<td>Rₙ,16-31</td>
<td>S20 [16 bits]</td>
<td>—</td>
</tr>
<tr>
<td>LOAD HIGH</td>
<td>LFH</td>
<td>E3CA</td>
<td>Rₙ,0-31</td>
<td>S20 [32 bits]</td>
<td>—</td>
</tr>
<tr>
<td>LOAD LOGICAL CHARACTER HIGH</td>
<td>LLCH</td>
<td>E3C2</td>
<td>Rₙ,24-31</td>
<td>S20 [8 bits]</td>
<td>—</td>
</tr>
<tr>
<td>LOAD LOGICAL HALFWORD HIGH</td>
<td>LLHH</td>
<td>E3C6</td>
<td>Rₙ,16-31</td>
<td>S20 [16 bits]</td>
<td>—</td>
</tr>
<tr>
<td>ROTATE THEN INSERT SELECTED BITS HIGH</td>
<td>RISBHG</td>
<td>EC5D</td>
<td>Rₙ,₁ₕ₁ₖₜₖ</td>
<td>Rₙ,0-63</td>
<td>Iₚ, Iₚ, Iₚ</td>
</tr>
<tr>
<td>ROTATE THEN INSERT SELECTED BITS LOW</td>
<td>RISBLG</td>
<td>EC51</td>
<td>Rₙ,32+Iₚ₊₁ₕₚ-32+Iₚ₂ₖₚ</td>
<td>Rₙ,0-63</td>
<td>Iₚ, Iₚ, Iₚ</td>
</tr>
<tr>
<td>STORE CHARACTER HIGH</td>
<td>STCH</td>
<td>E3C3</td>
<td>Rₙ,24-31</td>
<td>S20 [8 bits]</td>
<td>—</td>
</tr>
<tr>
<td>STORE HALFWORD HIGH</td>
<td>STHH</td>
<td>E3C7</td>
<td>Rₙ,16-31</td>
<td>S20 [16 bits]</td>
<td>—</td>
</tr>
<tr>
<td>STORE HIGH</td>
<td>STFH</td>
<td>E3CB</td>
<td>Rₙ,0-31</td>
<td>S20 [32 bits]</td>
<td>—</td>
</tr>
<tr>
<td>SUBTRACT HIGH</td>
<td>SHHHR</td>
<td>B9C9</td>
<td>Rₙ,0-31</td>
<td>Rₙ,0-31</td>
<td>Rₙ,0-31</td>
</tr>
<tr>
<td>SUBTRACT HIGH</td>
<td>SHHLR</td>
<td>B9D9</td>
<td>Rₙ,0-31</td>
<td>Rₙ,0-31</td>
<td>Rₙ,32-63</td>
</tr>
<tr>
<td>SUBTRACT LOGICAL HIGH</td>
<td>SLHHHR</td>
<td>B9CB</td>
<td>Rₙ,0-31</td>
<td>Rₙ,0-31</td>
<td>Rₙ,0-31</td>
</tr>
<tr>
<td>SUBTRACT LOGICAL HIGH</td>
<td>SLHHLR</td>
<td>B9DB</td>
<td>Rₙ,0-31</td>
<td>Rₙ,0-31</td>
<td>Rₙ,32-63</td>
</tr>
</tbody>
</table>

This slide lists the remaining 18 instructions in the high-word facility, for a total of 30 instructions.
For ADD HIGH (AHHHR), the contents of the leftmost bits (0-31) of the general register designated by the \( R_3 \) field of the instruction are added to the contents of the leftmost bits of the general register designated by the \( R_2 \) field of the instruction. The results of the addition replace the leftmost bits of the general register designated by the \( R_1 \) field of the instruction; bits 32-63 of the result register remain unchanged.

The addition proceeds exactly as for ADD (AR), except that there are two source operands and a separate target operand – and, obviously, the result ends up in the left of the register.

The condition code is set as with any other signed addition operation.
ADD HIGH (AHHLR) should perhaps be called ADD HIGH AND LOW.

The contents of the rightmost bits (32-63) of the general register designated by the R₃ field of the instruction are added to the contents of the leftmost bits (0-31) of the general register designated by the R₂ field of the instruction. The results of the addition replace the leftmost bits of the general register designated by the R₁ operand; bits 32-63 of the result register remain unchanged.

The condition code is set as with any other signed addition operation.
ADD IMMEDIATE HIGH (AIH) adds the contents of the 32-bit signed I2 field (bits 16-47 of the instruction) with the contents of the leftmost bits (0-31) of the general register designated by the R1 field of the instruction. The results of the addition replace the leftmost bits of the general register designated by the R1 operand; bits 32-63 of the result register remain unchanged.

Unlike ADD HIGH (AHHHR and AHHLR), the result replaces the leftmost bits of the first-operand register. The condition code is set as with any other signed addition operation.
For ADD LOGICAL HIGH (ALHHHR), the contents of the leftmost bits (0-31) of the general register designated by the $R_3$ field of the instruction are added to the contents of the leftmost bits of the general register designated by the $R_2$ field of the instruction. The results of the addition replace the leftmost bits of the general register designated by the $R_1$ field of the instruction; bits 32-63 of the result register remain unchanged.

The addition proceeds exactly as for ADD LOGICAL (ALR), except that there are two source operands and a separate target operand – and, obviously, the result ends up in the left of the register.

The condition code is set as with any other unsigned addition operation.
ADD LOGICAL HIGH (ALHHLR)

As with ADD HIGH (AHHLR), ADD LOGICAL HIGH (ALHHLR) should perhaps be called ADD LOGICAL HIGH AND LOW.

The contents of the rightmost bits (32-63) of the general register designated by the R3 field of the instruction are added to the contents of the leftmost bits (0-31) of the general register designated by the R2 field of the instruction. The results of the addition replace the leftmost bits of the general register designated by the R1 operand; bits 32-63 of the result register remain unchanged.

The condition code is set as with any other unsigned addition operation.
ADD LOGICAL WITH SIGNED IMMEDIATE HIGH (ALSIH)

ADD LOGICAL WITH SIGNED IMMEDIATE HIGH (ALSIH) adds the contents of the 32-bit signed \( I_2 \) field (bits 16-47 of the instruction) with the contents of the leftmost unsigned bits (0-31) of the general register designated by the \( R_1 \) field of the instruction. The results of the addition replace the leftmost bits of the general register designated by the \( R_1 \) operand; bits 32-63 of the result register remain unchanged.

As with ADD IMMEDIATE HIGH, the result replaces the leftmost bits of the first-operand register.

The condition code is set as with any other unsigned addition operation!! Although having the second operand be signed reduces the magnitude of the addend by a power of two, it also eliminates the need to define a separate SUBTRACT LOGICAL IMMEDIATE instruction. To subtract, one simply uses a negative second operand.
ADD LOGICAL WITH SIGNED IMMEDIATE HIGH (ALSIHN)

ADD LOGICAL WITH SIGNED IMMEDIATE HIGH (ALSIHN) is identical to ADD LOGICAL WITH SIGNED IMMEDIATE HIGH (ALSIH), except that the condition code remains unchanged.

Condition Code is Unchanged!
BRANCH RELATIVE ON COUNT HIGH (BRCTH) is an analog to BRANCH RELATIVE AND COUNT (BRCT). BRCTH works identically to BRCT, except that the decremented value (that is, the counter) is in the leftmost bits of the general register designated by the R1 field of the instruction.

The rightmost 32 bits (32-63) of the counting register and the condition code remain unchanged.
For COMPARE HIGH (CHHR), the contents of the leftmost bits (0-31) of the general register designated by the R₂ field of the instruction are arithmetically compared with the contents of the leftmost bits of the general register designated by the R₁ field of the instruction. The rightmost 32 bits of each register are ignored.

The condition code is set as with any other signed binary arithmetic comparison.
For COMPARE HIGH (CHLR), the contents of the rightmost bits (32-63) of the general register designated by the R2 field of the instruction are arithmetically compared with the contents of the leftmost bits (0-31) of the general register designated by the R1 field of the instruction. The rightmost 32 bits of general register R1 and the leftmost 32 bits of general register R2 are ignored.

The condition code is set as with any other signed binary arithmetic comparison.
COMPARE HIGH (CHF)

COMPARE HIGH (CHF) is an analog to the COMPARE (C) instruction; the difference being that for CHF, the leftmost 32 bits of the register are compared.

The 32-bit second operand in storage is arithmetically compared with the contents of the leftmost bits of the general register designated by the R1 field of the instruction. The rightmost 32 bits of general register R1 are ignored.

The condition code is set as with any other signed binary arithmetic comparison.
COMPARE IMMEDIATE HIGH (CIH) is an analog to the COMPARE IMMEDIATE (CFI) instruction; the difference being that for CIH, the leftmost 32 bits of the register are compared. (CFI was introduced with the general-instruction extension facility in the System z10.)

The 32-bit second immediate field (bits 16-47) of the instruction is arithmetically compared with the contents of the leftmost bits of the general register designated by the R1 field of the instruction. The rightmost 32 bits of general register R1 are ignored.

The condition code is set as with any other signed binary arithmetic comparison.
COMPARE LOGICAL HIGH (CLHHR) is an analog to the COMPARE LOGICAL (CLR) instruction; the difference being that for CLHHR, the leftmost 32 bits of the register are compared.

The contents of the leftmost bits (0-31) of the general register designated by the R₂ field of the instruction are logically compared with the contents of the leftmost bits of the general register designated by the R₁ field of the instruction. The rightmost 32 bits of each register are ignored.

The condition code is set as with any other unsigned binary arithmetic comparison.
For COMPARE LOGICAL HIGH (CLHLR), the contents of the rightmost bits (32-63) of the general register designated by the R₂ field of the instruction are logically compared with the contents of the leftmost bits (0-31) of the general register designated by the R₁ field of the instruction. The rightmost 32 bits of general register R₁ and the leftmost 32 bits of general register R₂ are ignored.

The condition code is set as with any other unsigned binary arithmetic comparison.
COMPARE LOGICAL HIGH (CLHF) is an analog to the COMPARE LOGICAL (CL) instruction; the difference being that for CLHF, the leftmost 32 bits of the register are compared.

The 32-bit second operand in storage is logically compared with the contents of the leftmost bits of the general register designated by the R1 field of the instruction. The rightmost 32 bits of general register R1 are ignored.

The condition code is set as with any other unsigned binary arithmetic comparison.
COMPARE LOGICAL IMMEDIATE HIGH (CLIH) is an analog to the COMPARE LOGICAL IMMEDIATE (CLFI) instruction; the difference being that for CLIH, the leftmost 32 bits of the register are compared. (CLFI was introduced with the general-instructions extension facility in the System z10.)

The 32-bit second immediate field (bits 16-47) of the instruction is logically compared with the contents of the leftmost bits of the general register designated by the $R_1$ field of the instruction. The rightmost 32 bits of general register $R_1$ are ignored.

The condition code is set as with any other unsigned binary arithmetic comparison.
LOAD BYTE HIGH (LBH) is the analog to the LOAD BYTE (LB), except that the results are placed in the leftmost bits of the first-operand register. (LOAD BYTE (LB) was introduced with the long-displacement facility in the z990.)

The byte in storage designated by the second-operand location is sign extended on the left and the result is placed in bits 0-31 of the general register designated by the R1 field of the instruction.
LOAD HALFWORD HIGH (LHH) is the analog to the LOAD HALFWORD (LH), except that the results are placed in the leftmost bits of the first-operand register.

The two-byte field in storage designated by the second-operand location is sign extended on the left and the result is placed in bits 0-31 of the general register designated by the R₁ field of the instruction.
LOAD HIGH (LFH) is the analog to the LOAD (L), except that the results are placed in the leftmost bits of the first-operand register.

The four-byte field in storage designated by the second-operand location is placed in bits 0-31 of the general register designated by the $R_1$ field of the instruction.
LOAD LOGICAL CHARACTER HIGH (LLCH)

LOAD LOGICAL CHARACTER HIGH (LLCH) is the analog to the LOAD LOGICAL CHARACTER (LLC), except that the results are placed in the leftmost bits of the first-operand register. (LOAD LOGICAL CHARACTER (LLC) was introduced with the extended-immediate facility in the z9-109.)

The byte in storage designated by the second-operand location is zero extended on the left and the result is placed in bits 0-31 of the general register designated by the R1 field of the instruction.

Condition Code is Unchanged
LOAD LOGICAL HALFWORD HIGH (LLHH)

LOAD LOGICAL HALFWORD HIGH (LLHH) is the analog to the LOAD LOGICAL HALFWORD (LLH), except that the results are placed in the leftmost bits of the first-operand register. (LOAD LOGICAL HALFWORD (LLH) was introduced with the extended-immediate facility in the z9-109.)

The two bytes in storage designated by the second-operand location are zero extended on the left and the result is placed in bits 0-31 of the general register designated by the R1 field of the instruction.
ROTATE THEN INSERT SELECTED BITS HIGH (RISBHG)

ROTATE THEN INSERT SELECTED BITS HIGH (RISBHG) is the analog to ROTATE THEN INSERT SELECTED BITS (RISBG), except that the results of RISBHG are limited to the leftmost bits of general register \( R_1 \). Note ROTATE THEN INSERT SELECTED BITS (RISBG) was introduced with the general-instructions enhancement facility on the System z10.

All 64 bits of the second operand are rotated to the left by the number of bits specified in the fifth operand (note, if the fifth operand is coded as a negative value, the rotation appears to occur to the right).

The \( I_3 \) and \( I_4 \) fields of the instruction are used to specify a starting and ending bit position in the result register (that is, the general register designated by the \( R_1 \) field of the instruction). The selected bits of the rotated second operand are inserted into the corresponding bits of the result register.

The remaining bits of the leftmost 32 bits of the result register are either left unchanged or set to zeros, depending on whether the zero-remaining-bits control (bit 0 of the \( I_3 \) field of the instruction) is zero or one, respectively.

Unless the \( R_1 \) and \( R_2 \) fields designate the same register, the general register designated by the \( R_2 \) field of the instruction remains unchanged. The rightmost 32 bits of the general register designated by the \( R_1 \) field always remain unchanged.
ROTATE THEN INSERT SELECTED BITS LOW (RISBLG)

RISBLG R_{1},R_{2},l_{3},l_{4}[l_{5}] [RIE]

EC R_{1} R_{2} I_{3} I_{4} I_{5} 51

Rotated Second Operand

Remaining bits of 1st operand either:
- Left unchanged, or
- Set to zero

Depending on the Z control (bit 0 of the I_{4} field)

Bits 0-31 of R_{1} unchanged

Condition Code is Unchanged!

ROTATE THEN INSERT SELECTED BITS LOW (RISBLG) is the analog to ROTATE THEN INSERT SELECTED BITS (RISBG), except that the results of RISBLG are limited to the rightmost bits of general register R_{1}. Note ROTATE THEN INSERT SELECTED BITS (RISBG) was introduced with the general-instructions enhancement facility on the System z10.

All 64 bits of the second operand are rotated to the left by the number of bits specified in the fifth operand (note, if the fifth operand is coded as a negative value, the rotation appears to occur to the right).

The I_{3} and I_{4} fields of the instruction are used to specify a starting and ending bit position in the rightmost 32 bits of the result register (that is, the general register designated by the R_{1} field of the instruction). Although the values of the I_{3} and I_{4} fields are each encoded in a range of 0-31, the effective bit positions in the 64-bit register are 32 bits higher. The selected (rightmost 32) bits of the rotated second operand are inserted into the corresponding (rightmost 32) bits of the result register.

The remaining bits of the rightmost 32 bits of the result register are either left unchanged or set to zeros, depending on whether the zero-remaining-bits control (bit 0 of the I_{3} field of the instruction) is zero or one, respectively.

Unless the R_{1} and R_{2} fields designate the same register, the general register designated by the R_{2} field of the instruction remains unchanged. The leftmost 32 bits of the general register designated by the R_{1} field always remain unchanged.
ROTATE THEN INSERT SELECTED BITS HIGH/LOW

- Bits 2-7 of \( I_5 \) field are rotate amount
  - \( R_2 \) bits rotate to the left; bits that rotate out of bit zero reenter at bit 63
  - Negative amount effectively rotates to the right
  - \( I_5 \) field is optional – defaults to zero if not coded

- Starting and ending bit positions of selected bits specified in bits 3-7 of the \( I_3 \) and \( I_4 \) fields, respectively
  - For RISBHG, \( I_3 \) and \( I_4 \) fields are appended on the left with a binary zero (0-31)
  - For RISBLG, \( I_3 \) and \( I_4 \) fields are appended on the left with a binary one (32-63)
  - When \( I_3 > I_4 \), wrap-around occurs

- Bit 0 of the \( I_4 \) field is the Zero-Remaining-Bits Control (Z):
  - When Z is zero, remaining bits of \( R_1 \) left unchanged
  - When Z is one, remaining bits of \( R_1 \) set to zero
  - HLAASM extended mnemonics: RISBHGZ, RISBLGZ

- Condition code remains unchanged (different from RISBG)

Note that for RISBHG, the \( I_3 \) and \( I_4 \) fields directly designate bits 0-31 of the result register. For RISBLG, a binary one is implicitly appended to the left of the values coded in the \( I_3 \) and \( I_4 \) fields, thus the effective bit positions in the result register are 32-63.

Unlike ROTATE THEN INSERT SELECTED BITS (RISBG), the ROTATE THEN INSERT SELECTED BITS HIGH / LOW instructions do not set the condition code. This allows the instructions to be used to implement pseudo-instructions (see the next slide).
With ROTATE THEN INSERT SELECTED BITS HIGH and ROTATE THEN INSERT SELECTED BITS LOW, a large group of other pseudo-instructions can be implemented, as illustrated on this slide.

The High-Level Assembler provides extended mnemonics that implement these pseudo-instructions, even though they are actually implemented with RISBHG and RISBLG.
The High-Level Assembler also provides pseudo-instructions to perform high-word logical operations by using the ROTATE THEN AND SELECTED BITS, ROTATE THEN OR SELECTED BITS, and ROTATE THEN EXCLUSIVE OR SELECTED BITS instructions (RNSBG, ROSBG, and RXSBG were introduced with the System z10).

<table>
<thead>
<tr>
<th>Instruction Name</th>
<th>Extended Mnemonic</th>
<th>R*SBG Equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>AND HIGH (HIGH-&gt;HIGH)</td>
<td>NHHR</td>
<td>R1,R2,0,31</td>
</tr>
<tr>
<td>AND HIGH (HIGH-&gt;LOW)</td>
<td>NHLR</td>
<td>R1,R2,0,31,32</td>
</tr>
<tr>
<td>AND HIGH (LOW-&gt;HIGH)</td>
<td>NLHR</td>
<td>R1,R2,32,63,32</td>
</tr>
<tr>
<td>EXCLUSIVE OR (HIGH-&gt;HIGH)</td>
<td>XHHR</td>
<td>R1,R2,0,31</td>
</tr>
<tr>
<td>EXCLUSIVE OR (HIGH-&gt;LOW)</td>
<td>XHLR</td>
<td>R1,R2,0,31,32</td>
</tr>
<tr>
<td>EXCLUSIVE OR (LOW-&gt;HIGH)</td>
<td>XLHR</td>
<td>R1,R2,32,63,32</td>
</tr>
<tr>
<td>OR (HIGH-&gt;HIGH)</td>
<td>OHHR</td>
<td>R1,R2,0,31</td>
</tr>
<tr>
<td>OR (HIGH-&gt;LOW)</td>
<td>OHLR</td>
<td>R1,R2,0,31,32</td>
</tr>
<tr>
<td>OR (LOW-&gt;HIGH)</td>
<td>OLHR</td>
<td>R1,R2,32,63,32</td>
</tr>
</tbody>
</table>
STORE CHARACTER HIGH (STCH) is the analog to STORE CHARACTER (STC), except that the byte stored is in bits 24-31 of the general register designated by the R1 field of the instruction.

Bits 24-31 of general register R1 are placed into the byte in storage designated by the second-operand location.
STORE HALFWORD HIGH (STHH) is the analog to STORE HALFWORD (STH), except that the two bytes stored are in bits 16-31 of the general register designated by the Ri field of the instruction.

Bits 16-31 of general register Ri are placed into the two bytes in storage designated by the second-operand location.
STORE HIGH (STFH) is the analog to STORE (ST), except that the four bytes stored are in bits 0-31 of the general register designated by the $R_1$ field of the instruction.

Bits 0-31 of general register $R_1$ are placed into the four bytes in storage designated by the second-operand location.
For SUBTRACT HIGH (SHHHR), the contents of the leftmost bits (0-31) of the general register designated by the R3 field of the instruction are arithmetically subtracted from the contents of the leftmost bits of the general register designated by the R2 field of the instruction. The difference replaces the leftmost bits of the general register designated by the R1 field of the instruction; bits 32-63 of the result register remain unchanged.

The subtraction proceeds exactly as for SUBTRACT (SR), except that there are two source operands and a separate target operand – and, obviously, the result ends up in the leftmost 32 bits of the register.

The condition code is set as with any other signed subtraction operation.
SUBTRACT HIGH (SHHLR) should perhaps be called SUBTRACT LOW FROM HIGH.

The contents of the rightmost bits (32-63) of the general register designated by the R3 field of the instruction are arithmetically subtracted from the contents of the leftmost bits (0-31) of the general register designated by the R2 field of the instruction. The difference replaces the leftmost bits of the general register designated by the R1 operand; bits 32-63 of the result register remain unchanged.

The condition code is set as with any other signed addition operation.
For SUBTRACT LOGICAL HIGH (SLHHHR), the contents of the leftmost bits (0-31) of the general register designated by the R₃ field of the instruction are logically subtracted from the contents of the leftmost bits of the general register designated by the R₂ field of the instruction. The difference replaces the leftmost bits of the general register designated by the R₁ field of the instruction; bits 32-63 of the result register remain unchanged.

The subtraction proceeds exactly as for SUBTRACT LOGICAL (SLR), except that there are two source operands and a separate target operand – and, obviously, the result ends up in the leftmost 32 bits of the register.

The condition code is set as with any other unsigned addition operation.
As with SUBTRACT HIGH (SHHLR), SUBTRACT LOGICAL HIGH (SLHHLR) should perhaps be called SUBTRACT LOGICAL LOW FROM HIGH.

The contents of the rightmost bits (32-63) of the general register designated by the \( R_3 \) field of the instruction are logically subtracted from the contents of the leftmost bits (0-31) of the general register designated by the \( R_2 \) field of the instruction. The difference replaces the leftmost bits of the general register designated by the \( R_1 \) operand; bits 32-63 of the result register remain unchanged.

The condition code is set as with any other unsigned addition operation.
The interlocked-access facility provides instructions that are designed to facilitate multiprogramming; most of the instructions access memory in a block-concurrent, interlocked-update fashion (more details on the next slides).

Also, when the interlocked-access facility is installed, the **ADD IMMEDIATE (ASI and AGSI)** and **ADD LOGICAL WITH SIGNED IMMEDIATE (ALSI and ALGSI)** perform their storage accesses using block-concurrent, interlocked update when the storage operand is aligned on an integral boundary. Thus, as observed by other CPUs and the channel subsystem, the fetch, addition, and store of the result appear to occur atomically … there is no need for a COMPARE AND SWAP loop to perform these operations!
The interlocked-access facility comprises two types of arithmetic operations (signed addition and unsigned addition), and three types of logical operations (AND, OR and XOR). For each of these operations, the instruction performs the following:

1. The second-operand storage location is fetched.
2. An operation is performed using the contents of the third-operand register and the storage location, with the result being placed into the storage location. The access of the storage location (beginning with the fetch in step 1, through the store in this step) is performed as a block-concurrent, interlocked update (that is, it’s atomic).
3. The original second-operand value (prior to any modification in step 2) is placed in the first-operand register.

The illustrative sequence of the operation shown on the following slides differs somewhat from that described here, however the result is the same.

The facility also includes an operation to access two discrete storage locations, providing an indication as to whether any other CPU altered one of the locations during the fetch.

For each of these operations, there is a 32-bit and a 64-bit version of the instruction.
For LOAD AND ADD (LAA), the contents of bits 32-63 of the general register designated by the R3 field of the instruction are preserved in a temporary location in the CPU. Then the word in storage designated by the second-operand location is fetched into bits 32-63 of the general register designated by the R1 field of the instruction. Finally, the temporary 32-bit value is added to the contents of the word in storage, and the result replaces the word in storage. As observed by other CPUs and the channel subsystem, the fetching and storing of the word in storage appear to occur as a block-concurrent interlocked update.

Alternatively, the word in storage may be fetched into a temporary location, the addition of that word and general register R3 occurs, and then the temporary value place in general register R1. Regardless of method, the fetching into a temporary location ensures that the result in general register R1 is the original contents of the storage location (prior to the addition).
For LOAD AND ADD (LAAG), the contents of bits 0-63 of the general register designated by the R₃ field of the instruction are preserved in a temporary location in the CPU. Then the doubleword in storage designated by the second-operand location is fetched into bits 0-63 of the general register designated by the R₄ field of the instruction. Finally, the temporary 64-bit value is added to the contents of the doubleword in storage, and the result replaces the doubleword in storage. As observed by other CPUs and the channel subsystem, the fetching and storing of the doubleword in storage appear to occur as a block-concurrent interlocked update.

See the description of LOAD AND ADD (LAA) for an explanation of the temporary buffering of the doubleword in the CPU.
The operation of LOAD AND ADD LOGICAL (LAAL) is identical to that of LOAD AND ADD (LAA), except for the setting of the condition code. LAAL sets the condition code consistent with other unsigned additions.
The operation of LOAD AND ADD LOGICAL (LAALG) is identical to that of LOAD AND ADD (LAAG), except for the setting of the condition code. LAALG sets the condition code consistent with other unsigned additions.
For LOAD AND AND (LAN), the contents of bits 32-63 of the general register designated by the R₃ field of the instruction are preserved in a temporary location in the CPU. Then the word in storage designated by the second-operand location is fetched into bits 32-63 of the general register designated by the R₁ field of the instruction. Finally, the temporary 32-bit value is logically ANDed with the contents of the word in storage, and the result replaces the word in storage. As observed by other CPUs and the channel subsystem, the fetching and storing of the word in storage appear to occur as a block-concurrent interlocked update.

See the description of LOAD AND ADD (LAA) for an explanation of the temporary buffering of the word in the CPU.
For LOAD AND AND (LANG), the contents of bits 0-63 of the general register designated by the R₃ field of the instruction are preserved in a temporary location in the CPU. Then the doubleword in storage designated by the second-operand location is fetched into bits 0-63 of the general register designated by the R₁ field of the instruction. Finally, the temporary 64-bit value is logically ANDed with the contents of the doubleword in storage, and the result replaces the doubleword in storage. As observed by other CPUs and the channel subsystem, the fetching and storing of the doubleword in storage appear to occur as a block-concurrent interlocked update.

See the description of LOAD AND ADD (LAA) for an explanation of the temporary buffering of the word in the CPU.
For LOAD AND EXCLUSIVE OR (LAX), the contents of bits 32-63 of the general register designated by the R3 field of the instruction are preserved in a temporary location in the CPU. Then the word in storage designated by the second-operand location is fetched into bits 32-63 of the general register designated by the R1 field of the instruction. Finally, the temporary 32-bit value is logically exclusive ORed with the contents of the word in storage, and the result replaces the word in storage. As observed by other CPUs and the channel subsystem, the fetching and storing of the word in storage appear to occur as a block-concurrent interlocked update.

See the description of LOAD AND ADD (LAA) for an explanation of the temporary buffering of the word in the CPU.
LOAD AND EXCLUSIVE OR (LAXG)

For LOAD AND EXCLUSIVE OR (LAXG), the contents of bits 0-63 of the general register designated by the \( R_3 \) field of the instruction are preserved in a temporary location in the CPU. Then the doubleword in storage designated by the second-operand location is fetched into bits 0-63 of the general register designated by the \( R_1 \) field of the instruction. Finally, the temporary 64-bit value is logically exclusive ORed with the contents of the doubleword in storage, and the result replaces the doubleword in storage. As observed by other CPUs and the channel subsystem, the fetching and storing of the doubleword in storage appear to occur as a block-concurrent interlocked update.

See the description of LOAD AND ADD (LAA) for an explanation of the temporary buffering of the word in the CPU.
For LOAD AND OR (LAO), the contents of bits 32-63 of the general register designated by the R₃ field of the instruction are preserved in a temporary location in the CPU. Then the word in storage designated by the second-operand location is fetched into bits 32-63 of the general register designated by the R₁ field of the instruction. Finally, the temporary 32-bit value is logically ORed with the contents of the word in storage, and the result replaces the word in storage. As observed by other CPUs and the channel subsystem, the fetching and storing of the word in storage appear to occur as a block-concurrent interlocked update.

See the description of LOAD AND ADD (LAA) for an explanation of the temporary buffering of the word in the CPU.
For LOAD AND OR (LAOG), the contents of bits 0-63 of the general register designated by the R3 field of the instruction are preserved in a temporary location in the CPU. Then the doubleword in storage designated by the second operand location is fetched into bits 0-63 of the general register designated by the R1 field of the instruction. Finally, the temporary 64-bit value is logically ORed with the contents of the doubleword in storage, and the result replaces the doubleword in storage. As observed by other CPUs and the channel subsystem, the fetching and storing of the doubleword in storage appear to occur as a block-concurrent interlocked update.

See the description of LOAD AND ADD (LAA) for an explanation of the temporary buffering of the word in the CPU.
For LOAD PAIR DISJOINT (LPD), the first and second operands are two distinct words in storage. The first and second operands are fetched into bits 32-63 of the even-odd general register pair designated by the R₃ field of the instruction; the first operand is fetched into the even-numbered register, and the second operand is fetched into the odd-numbered register.

The condition code is set based on whether the pair of words were fetched without alteration by other CPUs or the channel subsystem. CC0 means that neither word was altered during the fetching; CC3 means that one of the words was altered.
For LOAD PAIR DISJOINT (LPDG), the first and second operands are two distinct doublewords in storage. The first and second operands are fetched into bits 0-63 of the even-odd general register pair designated by the R3 field of the instruction; the first operand is fetched into the even-numbered register, and the second operand is fetched into the odd-numbered register.

The condition code is set based on whether the pair of doublewords were fetched without alteration by other CPUs or the channel subsystem. CC0 means that neither doubleword was altered during the fetching; CC3 means that one of the doublewords was altered.
Load/Store-on-Condition Facility

- Provides means by which load and store operations may be executed conditionally
- $M_3$ field determines action based on current PSW condition code
  - RSY format – $M_3$ field takes place of $X_2$ field
  - HLASM provides extended mnemonics to use in lieu of the $M_3$ field
    - E, L, H, NE, NH, NL
- Installation of the load/store-on-condition facility (& al.) indicated by facility bit 45

The load-and-store-on-condition facility provides a means of executing a load or store, subject to the control of the condition code. Therefore, no branch instruction(s) are necessary to select the various code paths that effect the loading or storing. Consider the following code fragment that implements a min() function for four storage parameters:

```
LG    15,PARM1
CG    15,PARM2
JNL   A
LG    15,PARM2

A        CG    15,PARM3
JNL   B
LG    15,PARM3

B        CG    15,PARM4
JNL   C
LG    15,PARM4

C        ...
```

With the load-and-store-on-condition facility, equivalent function can be realized without all the branching instructions, as follows:

```
LG    15,PARM1
CG    15,PARM2
LOCG  15,PARM2,B’0100’        (or LOCGL 15,PARM2)
CG    15,PARM3
LOCG  15,PARM3,B’0100’        (or LOCGL 15,PARM3)
CG    15,PARM4
LOCG  15,PARM4,B’0100’        (or LOCGL 15,PARM4)
```
# Load/Store-on-Condition Facility

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mnemonic</th>
<th>OpCode</th>
<th>1st Operand</th>
<th>2nd Operand</th>
<th>3rd Operand</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD ON CONDITION</td>
<td>LOCR</td>
<td>B9F2</td>
<td>Rₙ,32-63</td>
<td></td>
<td>Condition Mask</td>
</tr>
<tr>
<td>LOAD ON CONDITION</td>
<td>LOCGR</td>
<td>B9E2</td>
<td>Rₙ,0-63</td>
<td></td>
<td>Condition Mask</td>
</tr>
<tr>
<td>LOAD ON CONDITION</td>
<td>LOC</td>
<td>EBF2</td>
<td>Rₙ,32-63</td>
<td>S20 [32 bits]</td>
<td>Condition Mask</td>
</tr>
<tr>
<td>LOAD ON CONDITION</td>
<td>LOCGR</td>
<td>EBE2</td>
<td>Rₙ,0-63</td>
<td>S20 [64 bits]</td>
<td>Condition Mask</td>
</tr>
<tr>
<td>STORE ON CONDITION</td>
<td>STOC</td>
<td>EBF3</td>
<td>Rₙ,32-63</td>
<td></td>
<td>Condition Mask</td>
</tr>
<tr>
<td>STORE ON CONDITION</td>
<td>STOCC</td>
<td>EBE3</td>
<td>Rₙ,0-63</td>
<td>S20 [64 bits]</td>
<td>Condition Mask</td>
</tr>
</tbody>
</table>

**Explanation:**

- **Rₙ** Register operand ‘n’
- **S20** Storage operand designated by base register with 20-bit signed long displacement

For **LOAD ON CONDITION**, there are two forms of second operand: one source is a register and the other is a storage operand. For **STORE ON CONDITION**, the second operand is a storage operand. For each of these, there is an instruction that operates on 32-bit values and one that operates on 64-bit values.

As noted on the previous slide, the High-Level Assembler implements extended mnemonics for the load-and-store-on-condition facility. The extended mnemonic is formed by adding a suffix to one of the six basic mnemonics. When an extended mnemonic is coded, the conditional mask operand (the M₃ field) is not coded.

The extended mnemonics represent the conditions that would be expected after a comparison operation: E, H, L, NE, NH, and NL. As the expected usage is following a compare instruction, HLASM does not provide extended mnemonics for other conditions (particularly CC3). However, the programmer can specify these conditions by using the M₃ field.
This slide illustrates the operation of LOAD ON CONDITION (LOCR).

If the condition specified in the M3 field of the instruction (or specified by the extended mnemonic) is true, bits 32-63 of the general register specified by the R2 field of the instruction are copied into the corresponding bits of the general register specified by the R1 field; bits 0-31 of the register specified by the R1 field remain unchanged.

If the condition specified by the M3 field (or extended mnemonic) is not true, all bits in the general register specified by the R1 field remain unchanged.
This slide illustrates the operation of LOAD ON CONDITION (LOCGR).

If the condition specified in the M3 field of the instruction (or specified by the extended mnemonic) is true, bits 0-63 of the general register specified by the R2 field of the instruction are copied into the corresponding bits of the general register specified by the R1 field.

If the condition specified by the M3 field (or extended mnemonic) is not true, all bits in the general register specified by the R1 field remain unchanged.
This slide illustrates the operation of LOAD ON CONDITION (LOC).

If the condition specified in the M3 field of the instruction (or specified by the extended mnemonic) is true, the four bytes designated by the second-operand location are copied into bits 32-63 of the general register specified by the R1 field; bits 0-31 of the register remain unchanged.

If the condition specified by the M3 field (or extended mnemonic) is not true, all bits in the general register specified by the R1 field remain unchanged.
This slide illustrates the operation of LOAD ON CONDITION (LOCG).

If the condition specified in the M3 field of the instruction (or specified by the extended mnemonic) is true, the eight bytes designated by the second-operand location are copied into bits 0-63 of the general register specified by the R1 field.

If the condition specified by the M3 field (or extended mnemonic) is not true, all bits in the general register specified by the R1 field remain unchanged.
This slide illustrates the operation of STORE ON CONDITION (STOC).

If the condition specified in the M₃ field of the instruction (or specified by the extended mnemonic) is true, bits 32-63 of the general register specified by the R₁ field are stored at the four-byte second-operand location.

If the condition specified by the M₃ field (or extended mnemonic) is not true, no store operation occurs.
This slide illustrates the operation of STORE ON CONDITION (STOCG).

If the condition specified in the M₃ field of the instruction (or specified by the extended mnemonic) is true, bits 0-63 of the general register specified by the R₁ field are stored at the eight-byte second-operand location.

If the condition specified by the M₃ field (or extended mnemonic) is not true, no store operation occurs.
Distinct-Operands Facility (1)

- Suite of instructions to provide nondestructive analogs to existing destructive instructions
  - Target register is separate from source registers
  - Nondestructive instructions provided for:
    - ADD OR
    - ADD LOGICAL SHIFT LEFT
    - ADD LOG. w/SIGN. IMMED. SHIFT RIGHT
    - AND SUBTRACT
    - EXCLUSIVE OR SUBTRACT LOGICAL

- Intended to provide register-constraint relief for compilers
- Installation of the distinct-operands facility (& al.) indicated by facility bit 45

Beginning with the original System/360, the architecture has a long tradition of performing arithmetic or logical operations on two source operands, and then replacing one of the source operands with the result. This was completely understandable for RR-format instructions, where the instruction format only had room for two registers.

With the advent of newer instruction formats, there is sufficient space for separate source and target operand specifications. z/Architecture began exploiting this with the 64-bit shift operations, and the decimal-floating-point facility extended the practice by having the results of floating point computations placed in a register that can be distinct from the two source registers.

Having a separate destination operand register provides greater flexibility to compiler designers and assembler programmers. When a source operand needs to be preserved, extra instructions are not needed to perform a copying operation.

The distinct-operands facility introduces a series of arithmetic and logical instructions that have a result register that can be distinct from any of the source operands. For all of the instructions, the first (result) and third (source) operands are in a register; depending on the instruction, the second operand is a register, immediate field, or storage-type operand.

All of the distinct-operand-facility instructions have a suffix of “K” in the mnemonic.
This slide introduces the various ADD and AND instructions in the distinct-operand facility.

For the ADD instructions, the second operand is either a register or immediate field. For the AND, OR, and XOR instructions, the second operand is always a register.
### Distinct-Operands Facility (3):

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mnemonic</th>
<th>OpCode</th>
<th>1st Operand</th>
<th>2nd Operand</th>
<th>3rd Operand</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXCLUSIVE OR</td>
<td>XRK</td>
<td>B9F7</td>
<td>R₃,32-63</td>
<td>R₃,32-63</td>
<td>R₃,32-63</td>
</tr>
<tr>
<td>EXCLUSIVE OR</td>
<td>XGRK</td>
<td>B9E7</td>
<td>R₃,0-63</td>
<td>R₃,0-63</td>
<td>R₃,0-63</td>
</tr>
<tr>
<td>OR</td>
<td>ORK</td>
<td>B9F6</td>
<td>R₃,32-63</td>
<td>R₃,32-63</td>
<td>R₃,32-63</td>
</tr>
<tr>
<td>OR</td>
<td>ORRK</td>
<td>B9E6</td>
<td>R₃,0-63</td>
<td>R₃,0-63</td>
<td>R₃,0-63</td>
</tr>
<tr>
<td>SHIFT LEFT SINGLE</td>
<td>SLAK</td>
<td>EBDD</td>
<td>R₃,32-63</td>
<td>S20</td>
<td>R₃,32-63</td>
</tr>
<tr>
<td>SHIFT LEFT SINGLE LOGICAL</td>
<td>SLLK</td>
<td>EBDF</td>
<td>R₃,32-63</td>
<td>S20</td>
<td>R₃,32-63</td>
</tr>
<tr>
<td>SHIFT RIGHT SINGLE</td>
<td>SRAK</td>
<td>EBDC</td>
<td>R₃,32-63</td>
<td>S20</td>
<td>R₃,32-63</td>
</tr>
<tr>
<td>SHIFT RIGHT SINGLE LOGICAL</td>
<td>SRLK</td>
<td>EBDE</td>
<td>R₃,32-63</td>
<td>S20</td>
<td>R₃,32-63</td>
</tr>
<tr>
<td>SUBTRACT</td>
<td>SRK</td>
<td>B9F9</td>
<td>R₃,32-63</td>
<td>R₃,32-63</td>
<td>R₃,32-63</td>
</tr>
<tr>
<td>SUBTRACT</td>
<td>SGRK</td>
<td>B9E9</td>
<td>R₃,0-63</td>
<td>R₃,0-63</td>
<td>R₃,0-63</td>
</tr>
<tr>
<td>SUBTRACT LOGICAL</td>
<td>SLRK</td>
<td>B9FB</td>
<td>R₃,32-63</td>
<td>R₃,32-63</td>
<td>R₃,32-63</td>
</tr>
<tr>
<td>SUBTRACT LOGICAL</td>
<td>SLRKK</td>
<td>B9EB</td>
<td>R₃,0-63</td>
<td>R₃,0-63</td>
<td>R₃,0-63</td>
</tr>
</tbody>
</table>

**Explanation:**
- \( I₂ \) Second operand is a 16-bit signed immediate value
- \( Rₙ \) Register operand ‘n’
- \( S₂₀ \) Address designated by base register with 20-bit signed long displacement

This slide enumerates the remaining instructions in the distinct-operand facility.

For the SHIFT instructions, the second operand is not used to access storage; rather, the rightmost six bits of the second-operand address form the shift amount (just like any other shift operation).
For ADD (ARK), the second operand is added to the third operand, and the result is placed in the first operand. Each operand occupies the rightmost 32 bits (bits 32-63) of the general register designated by the corresponding R field of the instruction.

Unless the R₁ field designates the same register as the R₂ or R₃ field, the contents of the general registers designated by the R₂ and R₃ fields remain unchanged. The contents of bit positions 0-31 of the general register designated by the R₁ field always remains unchanged.

The condition code is set as with all signed addition instructions.
For ADD (AGRK), the second operand is added to the third operand, and the result is placed in the first operand. Each operand occupies all 64 bits of the general register designated by the corresponding R field of the instruction.

Unless the $R_1$ field designates the same register as the $R_2$ or $R_3$ field, the contents of the general registers designated by the $R_2$ and $R_3$ fields remain unchanged.

The condition code is set as with all signed addition instructions.
For ADD IMMEDIATE (AHIK), the 16-bit signed binary integer in the I₂ field of the instruction is sign extended on the left to form a 32-bit signed value which is added to the third operand. The result of this addition is placed in the first operand. The first and third operands occupy the rightmost 32 bits (bits 32-63) of the general registers designated by the R₁ and R₃ fields of the instruction, respectively.

Unless the R₁ field designates the same register as the R₃ field, the contents of the general register designated by the R₃ field remains unchanged. The contents of bit positions 0-31 of the general register designated by the R₁ field always remains unchanged.

The condition code is set as with all signed addition instructions.
For ADD IMMEDIATE (AGHIK), the 16-bit signed binary integer in the I_2 field of the instruction is sign extended on the left to form a 64-bit signed value which is added to the third operand. The result of this addition is placed in the first operand. The first and third operands occupy all 64 bits of the general registers designated by the R_1 and R_3 fields of the instruction, respectively.

Unless the R_1 field designates the same register as the R_3 field, the contents of the general register designated by the R_3 field remains unchanged.

The condition code is set as with all signed addition instructions.
ADD LOGICAL (ALRK)

For ADD LOGICAL (ALRK), the second operand is added to the third operand, and the result is placed in the first operand. Each operand occupies the rightmost 32 bits (bits 32-63) of the general register designated by the corresponding R field of the instruction.

Unless the R₁ field designates the same register as the R₂ or R₃ field, the contents of the general registers designated by the R₂ and R₃ fields remain unchanged. The contents of bit positions 0-31 of the general register designated by the R₁ field always remains unchanged.

The condition code is set as with all unsigned addition instructions.
For ADD LOGICAL (ALGRK), the second operand is added to the third operand, and the result is placed in the first operand. Each operand occupies all 64 bits of the general register designated by the corresponding R field of the instruction.

Unless the R₁ field designates the same register as the R₃ field, the contents of the general register designated by the R₃ field remains unchanged.

The condition code is set as with all unsigned addition instructions.
For ADD LOGICAL WITH SIGNED IMMEDIATE (ALHSIK), the 16-bit signed binary integer in the I2 field of the instruction is sign extended on the left to form a 32-bit signed value which is added to the third operand. The result of this addition is placed in the first operand. The first and third operands occupy the rightmost 32 bits (bits 32-63) of the general registers designated by the R1 and R3 fields of the instruction, respectively.

Unless the R1 field designates the same register as the R3 field, the contents of the general register designated by the R3 field remains unchanged. The contents of bit positions 0-31 of the general register designated by the R1 field always remains unchanged.

The condition code is set as with all unsigned addition instructions.
For ADD LOGICAL WITH SIGNED IMMEDIATE (ALGHSIK), the 16-bit signed binary integer in the I2 field of the instruction is sign extended on the left to form a 64-bit signed value which is added to the third operand. The result of this addition is placed in the first operand. The first and third operands occupy all 64 bits of the general registers designated by the R1 and R3 fields of the instruction, respectively.

Unless the R1 field designates the same register as the R3 field, the contents of the general register designated by the R3 field remains unchanged.

The condition code is set as with all unsigned addition instructions.
AND (NRK)

For AND (NRK), the second operand is logically ANDed with the third operand, and the result is placed in the first operand. Each operand occupies the rightmost 32 bits (bits 32-63) of the general register designated by the corresponding R field of the instruction.

Unless the R1 field designates the same register as the R2 or R3 field, the contents of the general registers designated by the R2 and R3 fields remain unchanged. The contents of bit positions 0-31 of the general register designated by the R1 field always remains unchanged.

The condition code is set as with all common logical-operation instructions.
For AND (NGRK), the second operand is logically ANDed with the third operand, and the result is placed in the first operand. Each operand occupies all 64 bits of the general register designated by the corresponding R field of the instruction.

Unless the R1 field designates the same register as the R2 or R3 field, the contents of the general registers designated by the R2 and R3 fields remain unchanged.

The condition code is set as with all common logical-operation instructions.
For EXCLUSIVE OR (XRK), the second operand is logically exclusive-ORed with the third operand, and the result is placed in the first operand. Each operand occupies the rightmost 32 bits (bits 32-63) of the general register designated by the corresponding R field of the instruction.

Unless the R₁ field designates the same register as the R₂ or R₃ field, the contents of the general registers designated by the R₂ and R₃ fields remain unchanged. The contents of bit positions 0-31 of the general register designated by the R₁ field always remains unchanged.

The condition code is set as with all common logical-operation instructions.
For EXCLUSIVE OR (XGRK), the second operand is logically exclusive-ORed with the third operand, and the result is placed in the first operand. Each operand occupies all 64 bits of the general register designated by the corresponding R field of the instruction.

Unless the R₁ field designates the same register as the R₂ or R₃ field, the contents of the general registers designated by the R₂ and R₃ fields remain unchanged.

The condition code is set as with all common logical-operation instructions.
For OR (XRK), the second operand is logically ORed with the third operand, and the result is placed in the first operand. Each operand occupies the rightmost 32 bits (bits 32-63) of the general register designated by the corresponding R field of the instruction.

Unless the R₁ field designates the same register as the R₂ or R₃ field, the contents of the general registers designated by the R₂ and R₃ fields remain unchanged. The contents of bit positions 0-31 of the general register designated by the R₁ field always remains unchanged.

The condition code is set as with all common logical-operation instructions.
For OR (XGRK), the second operand is logically ORed with the third operand, and the result is placed in the first operand. Each operand occupies all 64 bits of the general register designated by the corresponding R field of the instruction.

Unless the R1 field designates the same register as the R2 or R3 field, the contents of the general registers designated by the R2 and R3 fields remain unchanged.

The condition code is set as with all common logical-operation instructions.
For SHIFT LEFT SINGLE (SLAK), the 31-bit numeric part of the third operand is shifted left by the number of bits specified by the second-operand address, and the result is placed in the first operand. Zeros are supplied to the vacated bit positions on the right. The first and third operands are 32-bit signed binary integers in bits 32-63 of the respective registers, with the sign in bit position 32.

Unless the R₁ field designates the same register as the R₃ field, the contents of the general register designated by the R₃ field remains unchanged. The contents of bit positions 0-31 of the general register designated by the R₁ field always remains unchanged.

The second-operand address is not used to address data; rather, its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The condition code is set based on whether the results are negative, zero, positive, or cause an overflow. An overflow occurs if one or more bits are shifted left out of bit position 33; if the fixed-point-overflow mask bit in the PSW is one, a fixed-point-overflow program interruption occurs.
For SHIFT LEFT SINGLE LOGICAL (SLLK), the third operand is shifted left by the number of bits specified by the second-operand address, and the result is placed in the first operand. Zeros are supplied to the vacated bit positions on the right. The first and third operands are 32-bit unsigned binary integers occupying the rightmost 32 bits (bits 32-63) of the general registers designated by the R1 and R3 fields of the instruction, respectively.

Unless the R1 field designates the same register as the R3 field, the contents of the general register designated by the R3 field remains unchanged. The contents of bit positions 0-31 of the general register designated by the R1 field always remains unchanged.

The second-operand address is not used to address data; rather, its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.
For SHIFT RIGHT SINGLE (SRAK), the 31-bit integer portion of the third operand is shifted right by the number of bits specified by the second-operand address, and the result is placed in the first operand. The first and third operands are 32-bit signed binary integers in bits 32-63 of the respective registers, with the sign in bit position 32. The sign bit is supplied to the vacated bit positions on the left.

Unless the R₁ field designates the same register as the R₃ field, the contents of the general register designated by the R₃ field remains unchanged. The contents of bit positions 0-31 of the general register designated by the R₁ field always remains unchanged.

The second-operand address is not used to address data; rather, its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The condition code is set based on whether the results are negative, zero, or positive.
For SHIFT RIGHT SINGLE LOGICAL (SRLK), the third operand is shifted right by the number of bits specified by the second-operand address, and the result is placed in the first operand. Zeros are supplied to the vacated bit positions on the left. The first and third operands are 32-bit unsigned binary integers occupying the rightmost 32 bits (bits 32-63) of the general registers designated by the R₁ and R₃ fields of the instruction, respectively.

Unless the R₁ field designates the same register as the R₃ field, the contents of the general register designated by the R₃ field remains unchanged. The contents of bit positions 0-31 of the general register designated by the R₁ field always remains unchanged.

The second-operand address is not used to address data; rather, its rightmost six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.
For SUBTRACT (SRK), the third operand is subtracted from the second operand, and the result is placed in the first operand. Each operand occupies the rightmost 32 bits (bits 32-63) of the general register designated by the corresponding R field of the instruction.

Unless the R₁ field designates the same register as the R₂ or R₃ fields, the contents of the general registers designated by the R₂ and R₃ fields remain unchanged. The contents of bit positions 0-31 of the general register designated by the R₁ field always remains unchanged.

The condition code is set as with all signed subtraction instructions.
For SUBTRACT (SGRK), the third operand is subtracted from the second operand, and the result is placed in the first operand. Each operand occupies all 64 bits of the general register designated by the corresponding R field of the instruction.

Unless the R₁ field designates the same register as the R₂ or R₃ fields, the contents of the general registers designated by the R₂ and R₃ fields remain unchanged.

The condition code is set as with all signed subtraction instructions.
For SUBTRACT LOGICAL (SLRK), the third operand is subtracted from the second operand, and the result is placed in the first operand. Each operand occupies the rightmost 32 bits (bits 32-63) of the general register designated by the corresponding R field of the instruction.

Unless the \( R_1 \) field designates the same register as the \( R_2 \) or \( R_3 \) field, the contents of the general registers designated by the \( R_2 \) and \( R_3 \) fields remain unchanged. The contents of bit positions 0-31 of the general register designated by the \( R_1 \) field always remains unchanged.

The condition code is set as with all unsigned subtraction instructions.
For SUBTRACT LOGICAL (SLGRK), the third operand is subtracted from the second operand, and the result is placed in the first operand. Each operand occupies all 64 bits of the general register designated by the corresponding R field of the instruction.

Unless the R₁ field designates the same register as the R₂ or R₃ fields, the contents of the general registers designated by the R₂ and R₃ fields remain unchanged.

The condition code is set as with all unsigned subtraction instructions.
Population-Count Facility

- Instruction for determining the number of one bits in each of the eight bytes of a GR
- Installation of the population-count facility (& al.) indicated by facility bit 45

\[ \text{POPCNT } R_1, R_2 \] [RRE]

\[ \begin{array}{cccccc}
    & B9E1 & \text{R}_1 & \text{R}_2 \\
\end{array} \]

\[ \begin{array}{cccccccc}
    \text{R}_2 & \text{FE} & \text{DC} & \text{BA} & 98 & 76 & 54 & 32 & 10 \\
\end{array} \]

\[ \begin{array}{cccccccc}
    \text{R}_1 & 07 & 05 & 05 & 03 & 05 & 03 & 03 & 01 \\
\end{array} \]

- To tabulate one bits in a register, post processing is required, e.g.,
  \[
  \text{POPCNT } 8,15 \\
  \text{MSG} \quad 8,=X'0101010101010101' \\
  \text{SRLG} \quad 8,8,56
  \]

The POPULATION COUNT instruction is useful for determining the number of one bits contained in each byte of a 64-bit register. For each byte in the register designated by the \( R_2 \) field of the instruction, POPCNT places an 8-bit count of the number of one bits into the corresponding byte of the general register designated by the \( R_1 \) field of the instruction.

POPCNT may be useful in applications that use bit maps to indicate the presence, validity, or availability of some group of resources. An example of such bit-map usage may be found in Appendix A of the \( z/Architecture Principles of Operation \) (SA22-7832) in the programming example for the FIND LEFTMOST ONE instruction.

POPCNT provides only an indication of one bits for each byte. If the application needs to know the number of one bits in larger units, it must perform its own post processing. The example shown illustrates a clever way of summing the eight bytes, however on some models, the MULTIPLY SINGLE instruction may be slower than a group of instructions, for example:

- POPCNT 8,15
- AHHLR 8,8,8
- SLLG 9,8,16
- ALGR 8,9
- SLLG 9,8,8
- ALGR 8,9
- SRLG 8,8,56

This sequence of instructions can easily be adapted to produce a count of one bits per halfword or per word.
Floating-Point Extension Facility (1)

Extensions to BFP and DFP instructions:

- **New BFP rounding mode:**
  - Round to prepare for shorter precision
  - Control in the floating-point control register (FPCR)

- **New DFP quantum exception:**
  - New mask and flag controls in the FPCR

- **New IEEE inexact-exception control (Xxc)**
  - Alternate forms of many BFP and DFP instructions with new M4 field

- **New BFP and DFP instructions for converting to/from fixed-point**
  - CONVERT FROM LOGICAL
  - CONVERT TO LOGICAL

The floating-point extension facility provides enhancements to the binary-floating-point (BFP) and decimal-floating-point (DFP) facilities. BFP was added to the architecture late in the life of ESA/390 (circa 1998); DFP was added in the System z9-109 (circa 2005).

For BFP, a new rounding mode – round to prepare for shorter precision – is provided. The new rounding mode may be controlled by means of a new bit in the floating-point control register, or by means of the M3 field in alternate forms of the CONVERT FROM FIXED, CONVERT TO FIXED, LOAD FP INTEGER, and LOAD ROUNDED instructions.

For most computational DFP operations, a new quantum exception-condition exists whenever the delivered DFP result is inexact, or when the result is exact and finite but the delivered quantum differs from the preferred quantum. The quantum-exception condition also applies to the DIVIDE, LOAD FP INTEGER, QUANTIZE, and REROUND instructions, but for somewhat different causes. Whether or not the quantum-exception condition results in an interruption is controlled and indicated by a new mask and flag bit, respectively, in the floating-point control register.

For both BFP and DFP, a new M4 field has been added to certain alternate forms of instructions to control the IEEE inexact-exception condition.

Finally, both BFP and DFP have new instructions, CONVERT FROM LOGICAL and CONVERT TO LOGICAL, for converting between unsigned binary integers and the respective floating-point formats.
This slide illustrates the new BFP instructions.

The majority of the instructions are various forms of the CONVERT FROM LOGICAL and CONVERT TO LOGICAL instructions. CONVERT FROM LOGICAL converts an unsigned binary integer in the second operand to a binary-floating-point value that is placed in the first operand. CONVERT TO LOGICAL rounds a binary-floating-point value in the second operand to an integer value and then converts it to fixed-point format in the first operand.

SET BFP Rounding MODE (SRNM) was the original instruction to set the 2-bit BFP rounding mode in the floating-point control register (FPCR). The new SRNMB instruction sets the 3-bit BFP rounding mode in the FPCR. SRNMB is a complete superset of the functionality of SRNM (SRNM is now deprecated.)
This slide illustrates alternate forms of existing BFP instructions, as indicated by the “A” suffix on the mnemonic. The actual operation codes for these instructions are identical to those generated from mnemonics without the A, but the High-Level Assembler recognizes new operands when the “A” suffix is present.

For CONVERT FROM FIXED and LOAD ROUNDED, the alternate-mnemonic forms add both an M3 and M4 operand. The M3 operand provides a rounding control, and the M4 operand provides the IEEE-inexact-exception control. For CONVERT TO FIXED and LOAD FP INTEGER, a rounding control is already provided in the form of the M3 field, but the new M4 operand provides the IEEE-inexact-exception control. For each of these instructions, and for DIVIDE TO INTEGER, the new rounding method (round to prepare for shorter precision) may be specified.
This slide illustrates the new DFP instructions.

As with BFP, the new DFP instructions are various forms of the CONVERT FROM LOGICAL and CONVERT TO LOGICAL instructions. CONVERT FROM LOGICAL converts an unsigned binary integer in the second operand to a decimal-floating-point value that is placed in the first operand. CONVERT TO LOGICAL rounds a decimal-floating-point value in the second operand to an integer value and then converts it to unsigned fixed-point format in the first operand.
### Floating-Point Extension Facility (5)
#### Alternate Forms of DFP Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mnemonic</th>
<th>Format</th>
<th>Opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD (Extended DFP)</td>
<td>AXTRA</td>
<td>RRF</td>
<td>B3DA</td>
</tr>
<tr>
<td>ADD (Long DFP)</td>
<td>ADTRA</td>
<td>RRF</td>
<td>B3D2</td>
</tr>
<tr>
<td>CONVERT FROM FIXED (Extended DFP ← 64)</td>
<td>CXGTRA</td>
<td>RRF</td>
<td>B3F9</td>
</tr>
<tr>
<td>CONVERT FROM FIXED (Long DFP ← 64)</td>
<td>CDGTRA</td>
<td>RRF</td>
<td>B3F1</td>
</tr>
<tr>
<td>CONVERT TO FIXED (64 ← Extended DFP)</td>
<td>CGXTRA</td>
<td>RRF</td>
<td>B3E9</td>
</tr>
<tr>
<td>CONVERT TO FIXED (64 ← Long DFP)</td>
<td>CGDTRA</td>
<td>RRF</td>
<td>B3E1</td>
</tr>
<tr>
<td>DIVIDE (Extended DFP)</td>
<td>DXTRA</td>
<td>RRF</td>
<td>B3D9</td>
</tr>
<tr>
<td>DIVIDE (Long DFP)</td>
<td>DDTRA</td>
<td>RRF</td>
<td>B3D1</td>
</tr>
<tr>
<td>MULTIPLY (Extended DFP)</td>
<td>MXTRA</td>
<td>RRF</td>
<td>B3D8</td>
</tr>
<tr>
<td>MULTIPLY (Long DFP)</td>
<td>MDTRA</td>
<td>RRF</td>
<td>B3D0</td>
</tr>
<tr>
<td>SUBTRACT (Extended DFP)</td>
<td>SXTRA</td>
<td>RRF</td>
<td>B3DB</td>
</tr>
<tr>
<td>SUBTRACT (Long DFP)</td>
<td>SDTRA</td>
<td>RRF</td>
<td>B3D3</td>
</tr>
</tbody>
</table>

This slide illustrates alternate forms of existing DFP instructions, as indicated by the “A” suffix on the mnemonic. The actual operation codes for these instructions are identical to those generated from mnemonics without the A, but the High-Level Assembler recognizes new operands when the “A” suffix is present.

For the arithmetic operations, ADD, DIVIDE, MULTIPLY, and SUBTRACT, a new M₄ operand is provided to control the rounding mode of the result.

For CONVERT FROM FIXED, a new M₃ operand is provided to control the rounding mode of the result, and a new M₄ operand provides the IEEE-inexact-exception control.

For CONVERT TO FIXED, a new M₄ operand provides the IEEE-inexact-exception control.

Also, for all DFP instructions for which a rounding mode exists in the base architecture (i.e., the M₃ field of CONVERT TO FIXED, LOAD FP INTEGER, LOAD ROUNDED, QUANTIZE, and REROUND), additional rounding methods are available.
The message-security assist was introduced in the System z10 at general-availability level 3 (November 2009). Although it is not new in the z196, we'll devote a few slides to it, as it hasn't been published before.

MSA-X3 provides a means to protect user cryptographic keys by encrypting them under machine-generated wrapping keys. When this extension is installed, two wrapping keys are provided for each configuration: one for protecting user DEA keys and another for protecting user AES keys. The wrapping keys reside in the machine so that, with an appropriate setting of controls, no clear value of user cryptographic keys is observed anywhere in the system by any program.

The message-security-assist extension 3 may be available on models implementing the message-security assist. The extension provides the following features:

- A 256-Bit AES Wrapping-Key Register: The register contents are used to protect user AES keys.
- A 256-Bit AES Wrapping-Key Verification-Pattern Register: The register contents are used to identify the version of the AES wrapping key.
- A 192-Bit DEA Wrapping-Key Register: The register contents are used to protect user DEA keys.
- A 192-Bit DEA Wrapping-Key Verification-Pattern Register: The register contents are used to identify the version of the DEA wrapping key.

A new section has been added to the back of the General Instructions chapter of the z/Architecture Principles of Operation describing the protection of cryptographic keys.
PERFORM CRYPTOGRAPHIC KEY MANAGEMENT OPERATION (PCKMO) is a control (privileged) instruction that provides a means of importing clear cryptographic keys.
New functions are also added to the existing CIPHER MESSAGE (KM), CIPHER MESSAGE WITH CHAINING (KMC), and COMPUTE MESSAGE AUTHENTICATION CODE (KMAC) instructions that allow encryption to be performed using the *encrypted* keys.
Message-Security Assist Extension 4 (MSA-X4)

- Provides support for:
  - Cipher-feedback (CFB) mode
  - Output-feedback (OFB) mode
  - Counter (CTR) mode

- Provides primitives to facilitate support of:
  - Cipher-based message-authentication (CMAC) mode
  - Counter with cipher-block chaining – message authentication code (CCM) mode
  - Galois/counter mode
  - XEX-based Tweaked CodeBook mode with CipherText Stealing (XTS) mode

- Installation of MSA-X4 indicated by facility bit 77

- Requires MSA-3 to be installed

The message-security-assist extension 4 (MSA-X4) is introduced with the IBM zEnterprise 196. It requires that the MSA-X3 facility also be installed.

MSA X4 provides support for cipher feedback (CFB) mode, output feedback (OFB) mode, and counter (CTR) mode of encryption and decryption. Additionally, primitive operations are provided to facilitate the support for the cipher-based message-authentication (CMAC) mode, the counter with cipher-block-chaining message-authentication code (CMM) mode, the Galois/counter mode, and the XTS mode.
MSA-X4 introduces four new instructions, three of which are enumerated on this slide:

- **CIPHER MESSAGE WITH CFB (KMF)** [cipher feedback mode]
- **CIPHER MESSAGE WITH COUNTER (KMCTR)** [counter mode]
- **CIPHER MESSAGE WITH OFB (KMO)** [output feedback mode]

Each of these instructions provides a common suite of functions listed. For each basic type of function, there is a corresponding encrypted-key version.
The fourth of the new MSA-X4 instructions describes the new PERFORM CRYPTOGRAPHIC COMPUTATION (PCC) instruction. This instruction provides the primitive operations to cipher-based-message-authentication-code mode and XTS mode.
MSA-X4 New Functions for Existing Instructions

- **CIPHER MESSAGE (KM)**
  - XTS AES 128
  - XTS AES 256
  - Encrypted XTS AES 128
  - Encrypted XTS AES 256

- **COMPUTE INTERMEDIATE MESSAGE DIGEST (KIMD)**
  - GHASH

- **COMPUTE MESSAGE AUTHENTICATION CODE (KMAC)**
  - AES 128
  - AES 192
  - AES 256

MSA-X4 also adds new functions to existing message-security-assist instructions.

For CIPHER MESSAGE (KM), functions supporting the XTS and encrypted XTS modes are provided.

For COMPUTE INTERMEDIATE MESSAGE DIGEST (KIMD), a function is provided in support of the Galois/counter mode hashing.

For COMPUTE MESSAGE AUTHENTICATION CODE (KMAC), three new advanced-encryption-standard (AES) functions are provided.
Miscellaneous Enhancements (1)

- **Fast BCR Serialization Facility**
  - BCR 15,0 – performs serialization & checkpoint sync.
  - BCR 14,0 – performs serialization only
  - Installation of the fast-BCR-serialization facility (& al.) indicated by facility bit 45

- **Enhanced-Monitor Facility**
  - MONITOR CALL can now do counting without program interruption
  - Requires O/S-supplied counting array in home AS
  - Enabled by CR8 bits 16-31
  - Installation of the enhanced-monitor facility indicated by facility bit 36

- **CMPSC-Enhancement Facility**
  - Provides zero-padding control – may improve performance
  - Installation of the CMPSC-enhancement facility indicated by facility bit 47

The enhancements described on this slide are changes to existing general instructions to provide improved performance or new function.

For as long as I can remember, the BRANCH ON CONDITION (BCR) instruction caused serialization and checkpoint synchronization to occur when the M1 and R2 fields of the instruction contain 1111 and 0000 binary, respectively. Without getting into tedious details of machine-check recovery, there may be situations where a programs wants to effect a serialization operation, but doesn’t care about checkpoint synchronization. A new form of BCR will cause serialization only when the M1 and R2 fields of the instruction contain 1110 and 0000 binary, respectively.

MONITOR CALL provides a means by which a program can – with operating-system assistance – cause monitor-event program interruptions to occur during the execution of a program. The O/S can use these interruptions to count, measure, or otherwise observe the execution of the program. If the O/S does not enable the monitor class specified in the MC instruction (via control register 8), the instruction is effectively a no-op. This type of program measurement is expensive and tends to perturb the condition being measured. The enhanced-monitor facility provides a means by which MONITOR CALL can be used to effect the counting of events in a program – without a program interruption and (other than set-up of a counting array) without operating-system intervention.

COMPRESSION CALL is performed by a specialized component in the CPU that operates best when processing – and storing – data in larger chunks than just a byte. A new zero-padding control on the CMPSC instruction allows the instruction to operate in this more efficient manner when storing the last bytes of a result. The default zero-padding-control value of zero causes the CMPSC instruction to operate as originally defined to ensure complete compatibility with the original architecture, however we recommend that all users of CMPSC set the zero-padding control to one for potential improved performance.
The enhancements listed on this slide are all tweaks to control instructions.

As originally defined, INVALIDATE PAGE TABLE ENTRY (IPTE) sets the invalid bit to one in a PTE, and then signals all CPUs in the configuration to purge (at least) that entry from their translation-lookaside buffers (TLBs). Signaling and waiting for the acknowledgement of the TLB-purging was a time-consuming operation, especially if a large number of PTEs were being invalidated in bulk. The IPTE-range facility provides a new operand to the instruction that designates the number of PTEs to be invalidated. This allows the instruction to signal other CPUs to invalidate a block of contiguous PTEs, rather than once per PTE.

The SET STORAGE KEY (SSKE) instruction signal other CPUs of changes to the storage key to ensure that all CPUs observe a consistent key value. A signal to change the key may cause other CPUs to become quiesced to ensure that it is not accessing the storage in which the key is being changed. However, in certain situations the O/S may be able to ensure that other CPUs are not accessing the block (e.g., when a block is not mapped to a virtual address space). In such situations, performance may be improved by bypassing the quiesce operation. The nonquiescing-SSKE provides a new control to the SSKE instruction to cause the quiescing operation to be skipped. For compatibility purposes, the default (0) value of the control is to cause quiescing.

The reset-reference-bits-multiple facility provides a new control to the RESET REFERENCE BITS EXTENDED (RRBE) instruction, to allow it to reset the reference bits for multiple contiguous blocks of real storage with one execution of the instruction.
The IBM zEnterprise 196 provides a broad range of new facilities to improve performance and function:

- High-word facility (30 instructions)
- Interlocked-access facility (12 instructions)
- Load/store-on-condition facility (6 instructions)
- Distinct-operands facility (22 instructions)
- Population-count facility (1 instruction)
- Enhanced-floating-point facility (25 new, 30 changed instructions)
- MSA-X4 facility (4 new, 3 changed instructions, new functions)
- Etc.

Potential for:

- Significant performance improvement
- Enhanced capabilities
- Simpler code

The old saw about effective presentations states, "tell them what you're going to say, say it, tell them what you've just said!" We're at the third point of that teaching, and as the past 99 slides illustrate, I've said a lot (or if you're reading these slides, you've read a lot).

The IBM zEnterprise introduces a wide variety of new CPU facilities – some of which are simply designed to provide new or extended functions – however most of these facilities are designed to provide improved performance.

There is the potential that in exploiting these new instructions, significant performance improvement may be realized. The high-word and distinct-operand facilities may provide register-constraint relief to certain applications. The interlocked-access and load-and-store-on-condition facilities may provide reduced instruction path length – the interlocked-access facility is particularly useful in MP applications.

The enhanced-floating-point facility provides additional function for floating-point applications, and the MSA-X3 and MSA-X4 facilities provide powerful operations for cryptographic and security applications.

In addition to improved performance and function, exploitation of these facilities may yield simpler code paths, thus making program execution faster and program debugging easier.
Questions?

For those in the live audience, I will gladly entertain questions here.
For those who view this on the SHARE web site, your questions are also welcome. My email address is listed on the first slide.