### Trademarks

The following are trademarks of the International Business Machines Corporation in the United States and/or other countries.

<table>
<thead>
<tr>
<th>AlphaBlox*</th>
<th>GDPS*</th>
<th>RACF*</th>
<th>Tivoli*</th>
</tr>
</thead>
<tbody>
<tr>
<td>APPN*</td>
<td>HiperSockets</td>
<td>Redbooks*</td>
<td>Tivoli Storage Manager</td>
</tr>
<tr>
<td>CICS*</td>
<td>HyperSwap</td>
<td>Resource Link</td>
<td>TotalStorage*</td>
</tr>
<tr>
<td>CICS/VSE*</td>
<td>IBM*</td>
<td>RETAIN*</td>
<td>VSE/ESA</td>
</tr>
<tr>
<td>Cool Blue</td>
<td>IBM eServer</td>
<td>REXX</td>
<td>VTAM*</td>
</tr>
<tr>
<td>DB2*</td>
<td>IBM logo*</td>
<td>RMF</td>
<td>WebSphere*</td>
</tr>
<tr>
<td>DFSMS</td>
<td>IMS</td>
<td>S/390*</td>
<td>xSeries*</td>
</tr>
<tr>
<td>DFSMSshm</td>
<td>Language Environment*</td>
<td>Scalable Architecture for Financial Reporting</td>
<td>z9*</td>
</tr>
<tr>
<td>DFSMSrmm</td>
<td>Lotus*</td>
<td>Sysplex Timer*</td>
<td>z10</td>
</tr>
<tr>
<td>DirMaint</td>
<td>Large System Performance Reference™ (LSPR™)</td>
<td>Systems Director Active Energy Manager</td>
<td>z10 BC</td>
</tr>
<tr>
<td>DRDA*</td>
<td>Multiprise*</td>
<td>System/370</td>
<td>z10 EC</td>
</tr>
<tr>
<td>DS6000</td>
<td>MVS</td>
<td>System p*</td>
<td>z/Architecture*</td>
</tr>
<tr>
<td>DS8000</td>
<td>OMEGAMON*</td>
<td>System Storage</td>
<td>zEnterprise 196*</td>
</tr>
<tr>
<td>ECKD</td>
<td>Parallel Sysplex*</td>
<td>System x*</td>
<td>z/OS*</td>
</tr>
<tr>
<td>ESCON*</td>
<td>Performance Toolkit for VM</td>
<td>System z</td>
<td>z/VM*</td>
</tr>
<tr>
<td>FICON*</td>
<td>PowerPC*</td>
<td>System z9*</td>
<td>zVSE</td>
</tr>
<tr>
<td>FlashCopy*</td>
<td>PR/SM</td>
<td>System z10</td>
<td>zSeries*</td>
</tr>
</tbody>
</table>

* Registered trademarks of IBM Corporation

Processor Resource/Systems Manager

### The following are trademarks or registered trademarks of other companies.

Adobe, the Adobe logo, PostScript, and the PostScript logo are either registered trademarks or trademarks of Adobe Systems Incorporated in the United States, and/or other countries.

Cell Broadband Engine is a trademark of Sony Computer Entertainment, Inc. in the United States, other countries, or both and is used under license therefrom.

Java and all Java-based trademarks are trademarks of Sun Microsystems, Inc. in the United States, other countries, or both.

Microsoft, Windows, Windows NT, and the Windows logo are trademarks of Microsoft Corporation in the United States, other countries, or both.

Intel, Intel logo, Intel Inside, Intel Inside logo, Intel Centrino, Intel Centrino logo, Celeron, Intel Xeon, Intel SpeedStep, Itanium, and Pentium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

UNIX is a registered trademark of The Open Group in the United States and other countries.

Linux is a registered trademark of Linus Torvalds in the United States, other countries, or both.

ITIL is a registered trademark, and a registered community trademark of the Office of Government Commerce, and is registered in the U.S. Patent and Trademark Office.

IT Infrastructure Library is a registered trademark of the Central Computer and Telecommunications Agency, which is now part of the Office of Government Commerce.

* All other products may be trademarks or registered trademarks of their respective companies.

### Notes:

Performance is in Internal Throughput Rate (ITR) ratio based on measurements and projections using standard IBM benchmarks in a controlled environment. The actual throughput that any user will experience will vary depending upon considerations such as the amount of multiprogramming in the user's job stream, the I/O configuration, the storage configuration, and the workload processed. Therefore, no assurance can be given that an individual user will achieve throughput improvements equivalent to the performance ratios stated here.

IBM hardware products are manufactured from new parts, or new and serviceable used parts. Regardless, our warranty terms apply.

All customer examples cited or described in this presentation are presented as illustrations of the manner in which some customers have used IBM products and the results they may have achieved. Actual environmental costs and performance characteristics will vary depending on individual customer configurations and conditions.

This publication was produced in the United States. IBM may not offer the products, services or features discussed in this document in other countries, and the information may be subject to change without notice. Consult your local IBM business contact for information on the product or services available in your area.

All statements regarding IBM's future direction and intent are subject to change or withdrawal without notice, and represent goals and objectives only.

Information about non-IBM products is obtained from the manufacturers of those products or their published announcements. IBM has not tested those products and cannot confirm the performance, compatibility, or any other claims related to non-IBM products. Questions on the capabilities of non-IBM products should be addressed to the suppliers of those products. Prices subject to change without notice. Contact your IBM representative or Business Partner for the most current pricing in your geography.
Agenda

- Capacity Planning or CPU Sizing?
- End to End Process of CPU Sizing
- Summary

Suggested Review Sessions:
- zPCR Capacity Sizing/Advanced Lab – Part 1 - Introduction and Overview
- zPCR Capacity Sizing/Advanced Lab – Part 2 - Hands on Lab
Is it Capacity Planning or CPU Sizing?

- Terms are often used interchangeably, but they mean different things, and imply different activities
- **Capacity Planning**
  - Ongoing, with system utilization checked against a multi-period plan
  - Evaluates new applications
  - Identifies and manages workload growth at a business function level
  - Goal of forecasting capacity upgrades 3-6 months in advance

- **CPU Sizing**
  - Done in preparation for a processor change
  - One time effort
  - Aimed at verifying a proposed change
End to End CPU Sizing Process

- **Describe the steps and considerations in the process**
  - Identify points where expectations should be clearly set

- **Identify areas which cause increased complexity and may raise the risk associated with the plan**

- **Identify practical approaches to handling unknowns**

1. Solicit input
2. Evaluate current system(s) performance
3. Create Capacity Relationships of Current Processors
4. Establish “End Game” configuration
5. Establish Capacity Relationships of Future Processors
6. Generate the Plan
7. Identify Post-Install Requirements
Acceptable Use of MIPS

- It is acceptable to use a MIPS designation for a processor in the planning process as long as the capacity ratios between relative processors agrees with the output of a zPCR study!

  - Do Not use primitive LSPR data or single number MIPS tables because they do not include LPAR effects of specific processor configurations

  - zPCR is based on LSPR information but factors additional information into the relative capacity relationships it creates
    - zCP3000 uses zPCR for detailed capacity planning
Solicit Input and Document Assumptions

- Understand rational for the processor change
- Identify key parameters involved in the study
  - Data requirements
  - Specific time of day to evaluate capacity
  - Client defined MIPS ratings for current processors
    - Planning process will define MIPS ratings for proposed processors
  - Available information on growth rates or new workloads
- Identify key capacity guidelines, i.e.,
  - New processor can't be more than 90% busy
  - Certain LPARs can't be on the same footprint
  - Batch window can't elongate
  - Etc.
Evaluate Current System(s) Performance Data

- CPU Sizing ASSUMES the system is well tuned
- Generally SMF Records 70:78 are used for Analysis
  - SMF 30 records sometimes used
- A good planning process will still make some rudimentary checks to evaluate the performance of the system
  - Latent demand in an LPAR
  - Latent demand in a CP (single TCB architectures)
  - Latent demand in Job queues
  - Consistently high utilization
  - Well-running I/O subsystem
  - No processor storage contention
  - Good z/OS capture ratio
- Evaluate the WLM setup to ensure the workloads have enough granularity to get a reasonable view of the system
  - Need to look at the report class granularity
Performance Data – Red Flags

- **Uneven Utilization patterns**
  - Could have been an outage, problem, holiday, etc.
  - Identify and decide if need to eliminate data

- **Low utilization**
  - Processor utilization affects the efficiency hardware and software

- **High amounts of Latent Demand**
  - Needs to be identified in the plan

- **Poorly performing I/O subsystem**

- **Processor storage contention**
A Few Charts can tell a lot....

**CPU Utilization**

**Workload Utilization**

- **CPU %**
  - 0
  - 20
  - 40
  - 60
  - 80
  - 100
  - 120

- **Time**

- **System Utilization**
  - CICS
  - BATCH

- **APPL %**
  - 0
  - 100
  - 200
  - 300
  - 400
  - 500
  - 600
**Describe the Current Environment**

- **Identify current processors involved in the study**
- **Use pre-defined default processor in zPCR**
  - All Processors MUST use same base, or ratios are invalid
  - Most likely all MIPS values will need to be adjusted
  - Ratios between processors will now be valid
- **Pick pre-defined workload mix for each LPAR**
  - Description of dominant LPAR is often sufficient
  - Verify the mix for each identified time period
    - Prime shift peak hour
    - Key batch window
    - Monthly/Quarterly/Yearly close

Will need to rerun zPCR to establish proper capacity ratios

<table>
<thead>
<tr>
<th>LPARs</th>
<th>MIPS</th>
<th>LPARs</th>
<th>MIPS</th>
<th>LPARs</th>
<th>MIPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>3,595</td>
<td>2</td>
<td>4,224</td>
<td>3</td>
<td>4,230</td>
</tr>
<tr>
<td>2084-310</td>
<td>2094-708</td>
<td>2097-705</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
zPCR Workload Mixes

- **Do NOT use LSPR primitives to describe capacity relationships**
  - z/OS V1R9 primitives:
    - ODE-B, CB-L, WASDB, OLTP-T, and OLTP-W

- **IBM recommends using pre-built mixes**
  - Most customer workloads will fit closely with one of several pre-built mixes in zPCR
  - z/OS V1R9 mixes are listed below, used in zPCR V6.3c
    - LoIO-Mix
    - CB-Mix
    - TM-Mix
    - TD-MIX
    - TI-Mix
    - Web-Mix
    - LSPR-MIX
  - New Mixes for zPCR V7.1c with z/OS V1R11
    - Low
    - Average
    - High
Generate Capacity Relationships of Current Processors

**Input into zPCR**
- Number of Partitions
- Number of processors
  - Include all Specialty CPs
- Workload Mix

**Example**
- Relative capacity vs. 2094-701 set to 1.00
- zPCR MIPS rated with 2094-701 set to 593 MIPS

<table>
<thead>
<tr>
<th>Processor</th>
<th>Relative Capacity**</th>
<th>New zPCR MIPS**</th>
<th>Previous ‘MIPS’ Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>2084-310</td>
<td>6.3667</td>
<td>3,778</td>
<td>3,595</td>
</tr>
<tr>
<td>2094-708</td>
<td>7.1929</td>
<td>4,265</td>
<td>4,224</td>
</tr>
<tr>
<td>2097-705</td>
<td>6.8331</td>
<td>4,052</td>
<td>4,230</td>
</tr>
<tr>
<td>Total MIPS</td>
<td></td>
<td>12,095</td>
<td>Total MIPS</td>
</tr>
</tbody>
</table>

** based on all LPARs rated with AVERAGE mix
Generate Capacity Data

- Using performance data, generate capacity requirements
- Identify any capacity needed for latent demand
  - Evaluate all appropriate time periods
- Create a table for each current processor

### 2084-B16 310 – 3,778 MIPS

<table>
<thead>
<tr>
<th>LPAR</th>
<th>Weight</th>
<th># LPs</th>
<th>MIPS</th>
<th>MIPS @ 90%</th>
<th>Online Window</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Batch Window</td>
</tr>
<tr>
<td>LP1</td>
<td>600</td>
<td>7</td>
<td>957</td>
<td>1,034</td>
<td>1,300</td>
</tr>
<tr>
<td>LP2</td>
<td>300</td>
<td>5</td>
<td>345</td>
<td>433</td>
<td>955</td>
</tr>
<tr>
<td>LP3</td>
<td>50</td>
<td>3</td>
<td>155</td>
<td>201</td>
<td>201</td>
</tr>
<tr>
<td>LP4</td>
<td>50</td>
<td>2</td>
<td>45</td>
<td>56</td>
<td>145</td>
</tr>
<tr>
<td>Total</td>
<td>1000</td>
<td>24</td>
<td>1,502</td>
<td>1,724</td>
<td>2,591</td>
</tr>
</tbody>
</table>

Repeat table for each processor to be upgraded.
Document “End Game” Configuration

- **LPAR Layout**
  - Number and types of LPARs
  - Specialty CPs
  - Number of Books

- Layout the capacity data and determine the new LPAR weights and number of logical CPs
- Determine number of logical CPs for each partition
zEnterprise 196 Sizing

- Need Processor that delivers 6,600 MIPS
- Use Peak Hour to set LPAR definitions
  - If using IRD, be sure MAX/MIN ranges are appropriate

<table>
<thead>
<tr>
<th>LPAR</th>
<th>Batch Window MIPS</th>
<th>Batch Window MIPS @ 90%</th>
<th>Online Window MIPS</th>
<th>Online Window MIPS @ 90%</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z91</td>
<td>1,450</td>
<td>1,625</td>
<td>2,325</td>
<td>2,550</td>
</tr>
<tr>
<td>Z92</td>
<td>345</td>
<td>545</td>
<td>1,200</td>
<td>1,715</td>
</tr>
<tr>
<td>LP1</td>
<td>957</td>
<td>1,034</td>
<td>1,300</td>
<td>1,990</td>
</tr>
<tr>
<td>LP3</td>
<td>155</td>
<td>201</td>
<td>201</td>
<td>355</td>
</tr>
<tr>
<td>Total</td>
<td>2,907</td>
<td>3,405</td>
<td>5,026</td>
<td>6,600</td>
</tr>
</tbody>
</table>
**Partition Detail Report**

Based on LSPR Data for IBM System z Processors

Study ID: Not specified

#4  Alt-3 (z196 Number 1)

**z196 Host = 2817-M15/700 with 6 CPs: GP=6**

**4 Active Partitions: GP=4**

Capacity is based on a 2094-701 assumed at 593.00 MIPS for a 1-partition configuration

z196 and z10 processor capacity for z/OS is represented with HiperDispatch turned ON

### Partition Identification

<table>
<thead>
<tr>
<th>No.</th>
<th>Type</th>
<th>Name</th>
<th>SCP</th>
<th>Workload</th>
<th>Mode</th>
<th>LCPs</th>
<th>Weight</th>
<th>Weight %</th>
<th>Capping</th>
<th>Capping</th>
<th>Partition Capacity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GP</td>
<td>z91</td>
<td>Average</td>
<td>SHR</td>
<td>3</td>
<td>370</td>
<td>39.00%</td>
<td></td>
<td></td>
<td></td>
<td>2,608.4</td>
</tr>
<tr>
<td>2</td>
<td>GP</td>
<td>Z92</td>
<td>Average</td>
<td>SHR</td>
<td>2</td>
<td>260</td>
<td>26.00%</td>
<td></td>
<td></td>
<td></td>
<td>1,738.1</td>
</tr>
<tr>
<td>3</td>
<td>GP</td>
<td>LP1</td>
<td>Average</td>
<td>SHR</td>
<td>2</td>
<td>300</td>
<td>30.00%</td>
<td></td>
<td></td>
<td></td>
<td>2,005.5</td>
</tr>
<tr>
<td>4</td>
<td>GP</td>
<td>LP3</td>
<td>Average</td>
<td>SHR</td>
<td>2</td>
<td>50</td>
<td>5.00%</td>
<td></td>
<td></td>
<td></td>
<td>334.3</td>
</tr>
</tbody>
</table>

### Capacity Summary by Pool

<table>
<thead>
<tr>
<th>CP Pool</th>
<th>RCPs</th>
<th>Partitions</th>
<th>LCPs</th>
<th>Capacity</th>
</tr>
</thead>
<tbody>
<tr>
<td>GP</td>
<td>6</td>
<td>4</td>
<td>9</td>
<td>6,686.3</td>
</tr>
<tr>
<td>zAAP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>zIIP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>IFL</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>ICF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>Totals</td>
<td>6</td>
<td>4</td>
<td>9</td>
<td>6,686.3</td>
</tr>
</tbody>
</table>
Capacity Relationships for Proposed Processors

- In this case, the three existing processors plan to be consolidated to two z196s
  - Existing z10 and z9 upgraded to new z196
  - Total capacity for two CECs needed to be enough for existing workload, plus workload growth and include effects of new zIIP processor
- Prior to upgrade, zPCR MIPS for three processors was combined 12,095 MIPS
- After upgrade, zPCR MIPS for two processors is combined 14,260 MIPS

<table>
<thead>
<tr>
<th>Processor</th>
<th>Relative Capacity</th>
<th>New zPCR MIPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>2094-701</td>
<td>1.000</td>
<td>593</td>
</tr>
<tr>
<td>2817-706</td>
<td>11.2754</td>
<td>6,686</td>
</tr>
<tr>
<td>2817-707</td>
<td>12.772</td>
<td>7,574</td>
</tr>
<tr>
<td>Total MIPS</td>
<td></td>
<td>14,260</td>
</tr>
</tbody>
</table>

MIPS Value in Table does not include extra Capacity for zIIP
### LPAR Impacts on Capacity

- **n-way and MP effects will impact capacity**
- **LPAR 3 is a uni, but the hardware is running as an 8-way shared processor and the capacity is of an 8-way shared processor**
  - 5 GCPs, 2 zIIPs, 1 zAAPs
- **Number and how busy they are will affect capacity**
- **Only zPCR can help determine what true capacity delivered is**

<table>
<thead>
<tr>
<th>LPAR 1</th>
<th>LPAR 2</th>
<th>LPAR 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>z/OS</td>
<td>z/OS</td>
<td>z/OS</td>
</tr>
<tr>
<td>Weight</td>
<td>Weight</td>
<td>Weight</td>
</tr>
<tr>
<td>400</td>
<td>200</td>
<td>100</td>
</tr>
<tr>
<td>LCP</td>
<td>LCP</td>
<td>LCP</td>
</tr>
<tr>
<td>LCP</td>
<td>LCP</td>
<td>LCP</td>
</tr>
<tr>
<td>zIIP</td>
<td>zIIP</td>
<td>zIIP</td>
</tr>
<tr>
<td>zAAP</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>GCP</td>
<td>GCP</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>LCP</td>
</tr>
<tr>
<td></td>
<td></td>
<td>GCP</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>zIIP</td>
</tr>
<tr>
<td></td>
<td></td>
<td>zAAP</td>
</tr>
</tbody>
</table>
## Capacity Planning and LPAR

- **Examples of single z196 CEC with multiple LPAR configurations**
  - On z196 or z10 with HIPERDISPATCH=YES, or z9 with IRD Vary CPU Management, logical engine configuration will closely match what is guaranteed by LPAR weight

- ITRRs shown are relative to z9-701 set at 1.00

<table>
<thead>
<tr>
<th>Case</th>
<th>Mode</th>
<th># of LPs</th>
<th>LP x LCP</th>
<th>LCP</th>
<th>ITRR</th>
<th>% Change</th>
<th>LCP:PCP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base</td>
<td>2817-720</td>
<td>1</td>
<td>1 x 20</td>
<td>20</td>
<td>31.680</td>
<td></td>
<td>1:1</td>
</tr>
<tr>
<td>1</td>
<td>2817-720</td>
<td>2</td>
<td>2 x 10</td>
<td>20</td>
<td>33.279</td>
<td>5%</td>
<td>1:1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Case</th>
<th>Mode</th>
<th># of LPs</th>
<th>LP x LCP</th>
<th>LCP</th>
<th>ITRR</th>
<th>% Change</th>
<th>LCP:PCP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base</td>
<td>2817-710</td>
<td>6</td>
<td>3 x 10</td>
<td>38</td>
<td>16.570</td>
<td></td>
<td>3.8:1</td>
</tr>
<tr>
<td>1</td>
<td>2817-710</td>
<td>6</td>
<td>1 x 3</td>
<td>12</td>
<td>17.676</td>
<td>6.7%</td>
<td>1.2:1</td>
</tr>
<tr>
<td>2</td>
<td>2817-710</td>
<td>10</td>
<td>10 x 1</td>
<td>10</td>
<td>17.292</td>
<td>4.4%</td>
<td>1:1</td>
</tr>
</tbody>
</table>
Impact of Specialty CPs

- **Impact of Specialty Engines on GP CPUs**
  - Impact will vary based on utilization of specialty CP's
    - Can be slight (less than 10%) to the impact of a full n-way impact of another GP CPU

- **Capacity is characterized as independent partitions with their own LCPs that compete for resources within their assigned CP pool**

- **zPCR is the best source for Specialty CP Impact**

- **Estimation given in zPCR assumes specialty processors are 90% busy**
  - Example: impact of 6 zAAPs running at 50% busy
Specialty CP Example

<table>
<thead>
<tr>
<th>Partition Type</th>
<th>2094-712 with no zAAPs</th>
<th>2094-712 with 6 zAAPs</th>
<th>% Change</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CPs</td>
<td>LCPs</td>
<td>Capacity</td>
</tr>
<tr>
<td>GP</td>
<td>12</td>
<td>12</td>
<td>5,946</td>
</tr>
<tr>
<td>zAAP</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

- **zAAPs are running at 50% busy**
  - Physically 50% busy, combined usage of both LPARs
- **Capacity of GP CPs with zAAPs is 10% less than without zAAPS**
  - Reduction of 597 MIPS
- **If zAAPs are only 50% busy, than GP CP capacity is expected to be 5,648 instead of 5,349 (1/2 of 597 MIPS)**
- **zAAP capacity adds 2,712 MIPS to environment with no MSU change**
LPAR Utilization Cautions

- Lightly weighted LPARs might need more capacity when moving to newer, faster processors
  - A capacity planning concern when weight of LPAR will be less than 50% of an engine on new processor
  - Explore potential LPAR consolidation
    - Reduces need to run z/OS on uniprocessor
    - Virtual storage constraints need to be reviewed

- zPCR will not model or be indicator of this issue
Estimation Confidence

- **Major Configuration Changes**
  - Accuracy of zPCR model for an upgrade is +/- 5% of the estimate
  - Variability comes from multiple sources
    - Workload mix used is an estimate, actual workload can vary throughout time
    - Interactions of LPAR peaks and valleys
    - Efficiency of buffering techniques which impact I/O, and hence quantity of interrupts, which drives rate of preemption
    - Hardware changes made after LSPR benchmarks

- **Minor Configuration Changes**
  - Adding 1 LPAR, 1 engine, or changing number of LCP
  - Much higher confidence
  - Newer versions of zPCR will include information on scope of change

- **Capacity decisions should be made with knowledge of the confidence factors**
Post Install Analysis

- **Success Factors:**
  - Evaluation is done as close to the install of the new processor as possible
    - Rebuild the capacity expectations to match the installed configuration
  - Critical applications are isolated into WLM definitions which allow a clear view of capacity

- **Performance data is retained and available for analysis**

- **Changes not included in capacity estimation but should be factored**
  - Change in operating system or middleware levels
  - Maintenance
  - Change in processor storage (impacts sort-based workloads)
  - Buffer pool changes
  - Use of dynamic SQLs
  - Rebinding of SQL on new processor
Summary

- Long ago, LPAR environments and associated complexity have caused straight MIPS charts to become obsolete
- Use pre-built mixes in zPCR and zCP3000
  - Use CPUMF Data where possible when upgrading from z10 to z196
- Understand the current system performance and latent demand indicators of an upgrade
- Use tools like zPCR / zCP3000 to get the best view of expected capacity
- Set expectations with knowledge of confidence factors
  - Confidence factor of +/- 5% on all upgrades
Additional Resources

- **Understanding the impacts of LPAR on a uni-processor**
  - Managing CPU-Intensive Work on Uniprocessor LPARs - white paper WP100925

- **Running IBM System z at High Utilization**
  - Running and how to manage processors at high utilizations – white paper WP101208